



# CLK-GEN ICS951463

EXT CLK FREQUENCY SELECT TABLE(MHZ)

FSC	FSB	FSA	CPU	SRC	PCI	REF
1	0	1	100	100	33	14.31
0	0	1	133	100	33	14.31
0	1	1	166	100	33	14.31
0	1	0	200	100	33	14.31
0	0	0	266	100	33	14.31
1	0	0	333	100	33	14.31
1	1	0	400	100	33	14.31
1	1	1	Resv	100	33	14.31

CLKREQA# B# C# MAP

CLKREQA#	CLKSRC 7 NB ALINK
	CLKSRC 5 EXPRESS CARD
	CLKSRC 6 SB ALINK
CLKREQB#	CLKSRC 2 WLAN
	CLKSRC 4 LOM
	CLKSRC 0 WWAN
CLKREQC#	ATIGCLK 1 NB-PCIEX16
	ATIGCLK 2 NO -USED

## ATI NB-RS600ME STRAP PIN

Strap name	LOW 0	HIGH 1
NB_VSYNC(DAC_VSYNC: STRAP_MOBILE_GFX)	DESKTOP GRAPHICS DEVICE	MOBILE GRAPHICS DEVICE
NB_HSYNC(DAC_HSYNC: STRP_INTGFX_DISABLE)	ENABLE	DISABLE
NB_SDVO_CTRLDATA (DDC_DATA: STRAP_MEMVMODE)	DDR3	DDR2
STRP_DATA(STRP_DATA: STRP_MEMSTRAPS)	SELECT MEMORY CHA A AS DEBUG BUS	NORMAL MODE

## SR600ME PCIE route

PCIE 0	LOM BCM5756ME
PCIE 1	MINI WWAN
PCIE 2	MINI WLAN
PCIE 3	EXPRESS CARD

## ATI SB-SB600 STRAP PIN

Strap name	LOW 0	HIGH 1
AC_SDOUSB_AC_SDOUT	IGNORE DEBUG STRAPS	DEBUG STRAPS Default
RTC_CLKSB_RTCCLK	EXTERNAL RTC	INTERNAL RTC Default
PCI_CLK4CLK_SB_PC14	EXTERNAL 48MHZ Default	INTERNAL PLL48
PCI_CLK6CLK_SB_PC16	INTEL CPU Default	AMD CPU

PCI CLK0 CLK_SB_PC10	PCI CLK1 CLK_SB_PC11	ROM TYPE
0	0	FWH
0	1	LPChDefault
1	0	SPI
1	1	PCI

## PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/ MEDIACARD	AD17	G H	1	1

## PCI-CLK route

PCICLK 2	MEC5025
PCICLK 5	BCM5756ME
PCICLK 6	TI7402

# TABLE OF CONTENTS

P01-BLOCK DIAGRAM	P19-SB600-IDE&SATA\$SPI(2/5)	P37-ECE1077/TP/KBC
P02-Table Content	P20-SB600-USB&AZALIA&GPIO(3/5)	P38-MEDIA SLICE
P03-ITP Debug	P21-SB600-Power(4/5)	P39-DCIN/BATT CONN.
P04-CLK GEN(ICS951463)	P22-SB600-Strapping Pin(5/5)	P40-Charger
P05-CPU-01-FSB	P23-FAN, EMC4001	P41-BATTERY SELECT
P06-CPU-02-POWER	P24-PCI7402-1	P42-ADP3207A_CPU_Core
P07-RS600ME-AGTL(1/5)	P25-PCI7402-2	P43-ISL6236_MAX8778_5V/3D3V
P08-RS600ME-ALINK/PCIE-2(2/5)	P26-SD/1394	P44-MAX8794_1D5V/TPS51100_0D9V
P09-RS600ME-MEMORY I/F (3/5)	P27-LAN BCM5756ME	P45-ISL6236_MAX8778_1D8V/1D05V
P10-RS600ME-LVDS/CRT/CLK4(4/5)	P28-LAN Connector	P46-ISL6236_MAX8778_1D2V/NB_Core
P11-RS600ME-5(5/5)	P29-CODEC STAC 9205	P47-POWER ENABLE
P12-ON BOARD MEMORY RESISTORS	P30-AUDIO AMP	P48-POWER ON LOGIC
P13-ON BOARD MEMORY	P31-EXPRESS CARD/BT/SNIFFER	P49-POWER ON SEQUENCE
P14-ON-BOARD MEMORY TERMINATION	P32-WLAN/WWAN	P50-POWER ON TIMING
P15-DDR-B	P33-PATA HDD/BIOS/Pen	P51-EMI/HOLE
P16-CRT	P34-P-USB/USB	P52-HISTORY
P17-LVDS	P35-KBC MEC5025	
P18-SB600-CPU&LPC&PCI&PCIE(1/5)	P36-SIO ECE5021	


## SMBUS TABLE

SOURCE	SIGNAL NAME	LINKED DEVICES
RS600ME	I2C_CLK/DAC_SDA I2C_CLK/I2C_DATA I2C_CLK/DDC_SDA	CRT/SLICE CRT LVDS DVI
SB600	SCL1/SDA1	LAN / WLAN / WWAN / EXPRESS CARD/SO-DIMM
MEC5025	AB1A_CLK/AB1A_DATA AB1B_CLK/AB1B_DATA AB1C_CLK/AB1C_DATA AB1D_CLK/AB1D_DATA AB1E_CLK/AB1E_DATA AB1H_CLK/AB1H_DATA	SLICE CONN. INVERTER / LIGHT SENSOR BATTERY CONN. BATTERY-SLICE CONN. P-USB / CHARGER / THERMAL CLK-GEN TOUCH PAD


## EMC4001 Thermal sensor mapping

D1	OTP
D2	CPU edge diode
D3	Bottom SoDIMM
D4	skin temp sensor at the bottom of the MB located within the triangle of MCH/CPU/ DRAM
D5	RS600ME
VCP1	Pwr Mon
VCP2	WWAN


<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Table Contents</b>			
Size A3	Document Number	Sheet 2 of 53	Rev -1
Date: Friday, August 03, 2007			

**SSID = CPU**



clk-gen may have leakage ,if use +3.3V\_SUS



H\_CPURST# use pull-up Resistor close ITP connector 500 mil ( max )

+1.05V\_VCCP use Decoupling Capacitor close ITP connector 100 mil ( max )

20.K0116.028


**ITP Debug Conn.**

<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ITP Debug**


Size: A3	Document Number: Parker	Rev: -1
Date: Friday, August 03, 2007	Sheet: 3 of 53	




CLOSE TO PIN 14,23,26,33,36,48




CLOSE TO PIN 42



CLOSE TO PIN 4




CLOSE TO PIN 1



CLOSE TO PIN2 , 3




**SSID = CLOCK**



CLKREQA# B# C# INTERNAL 120K ohm PU

placed CAP closed CLK-GEN within 20 mm (80mil)

placed CAP closed CLK-GEN within 20 mm (80mil)




EXT CLK FREQUENCY SELECT TABLE(MHZ)

	FSC	FSB	FSA	CPU	SRC	PCI	REF
	1	0	1	100	100	33	14.31
	0	0	1	133	100	33	14.31
	0	1	1	166	100	33	14.31
	0	1	0	200	100	33	14.31
	0	0	0	266	100	33	14.31
	1	0	0	333	100	33	14.31
	1	1	0	400	100	33	14.31
	1	1	1	Resv	100	33	14.31

CLKREQA# B# C# MAP

CLKREQA#	CLKSRC 7 NB ALINK
CLKREQB#	CLKSRC 5 EXPRESS CARD
CLKREQC#	CLKSRC 6 SB ALINK
CLKREQD#	CLKSRC 2 WLAN
CLKREQE#	CLKSRC 4 LOM
CLKREQF#	CLKSRC 0 WWAN
CLKREQG#	ATIGCLK 1 NB-PCIEX16
CLKREQH#	ATIGCLK 2 NO -USED



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**



Size	Document Number	Rev
Custom	<b>Parker</b>	-1

Date: Friday, August 03, 2007 Sheet 4 of 53

**SSID = CPU**




IC CPU YONAH U1500 1.33G BGA-P/N:UP954  
 IC CPU MEROM U7500 1.06G BGA-P/N:JW602  
 IC CPU YONAH U1400 1.2G BGA-P/N:FW289

H\_D#(63..0) <<>> H\_D#(63..0) 7  
 H\_A#(31..3) <<>> H\_A#(31..3) 7  
 H\_REQ#(4..0) <<>> H\_REQ#(4..0) 7  
 H\_RS#(2..0) <<>> H\_RS#(2..0) 7



**H\_THERMDA and H\_THERMDC routing Trace width and Spacing use 10 / 10 mil**


CPU\_GTLREF0 close to Pin AD26 500 mil ( max )



**Yonah support**  
 Change R846 to 51 ohm and Populate R843 for Yonah B0 Forward  
 Parker will use B0 version or later version  
 This resistor is needed for Yonah but not for Meorm.

CPU_SEL	H_SEL0	H_SEL1	H_SEL2
133	0	0	1
166	0	1	1

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. Trace should be No Longer than 500 mils



place cap close cpu pin THESE CAPS PLACE WITHIN 1.5" FROM CPU

<Variant Name>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU - 01 - Yonah - FSB**

Size: A3 Document Number: Parker Rev: -1

Date: Friday, August 03, 2007 Sheet 5 of 53

**SSID = CPU**


U87D	VSS	VSS	P6
A4	VSS 001	VSS 082	P21
A8	VSS 002	VSS 083	P24
A11	VSS 003	VSS 084	R2
A16	VSS 004	VSS 085	R5
A19	VSS 005	VSS 086	R22
A23	VSS 006	VSS 087	R25
A26	VSS 007	VSS 088	T1
A31	VSS 008	VSS 089	T4
B6	VSS 009	VSS 090	T23
B8	VSS 010	VSS 091	T26
B11	VSS 011	VSS 092	U2
B13	VSS 012	VSS 093	U6
B16	VSS 013	VSS 094	U21
B19	VSS 014	VSS 095	U24
B21	VSS 015	VSS 096	V2
B24	VSS 016	VSS 097	V5
C5	VSS 017	VSS 098	V22
C8	VSS 018	VSS 099	V25
C11	VSS 019	VSS 100	W1
C14	VSS 020	VSS 101	W4
C16	VSS 021	VSS 102	W23
C19	VSS 022	VSS 103	W26
C2	VSS 023	VSS 104	Y3
C22	VSS 024	VSS 105	Y6
C25	VSS 025	VSS 106	Y21
D1	VSS 026	VSS 107	Y24
D4	VSS 027	VSS 108	AA2
D8	VSS 028	VSS 109	AA5
D11	VSS 029	VSS 110	AA8
D13	VSS 030	VSS 111	AA11
D16	VSS 031	VSS 112	AA14
D19	VSS 032	VSS 113	AA16
D23	VSS 033	VSS 114	AA19
D26	VSS 034	VSS 115	AA22
E3	VSS 035	VSS 116	AA25
E6	VSS 036	VSS 117	AB1
E8	VSS 037	VSS 118	AB4
E11	VSS 038	VSS 119	AB8
E14	VSS 039	VSS 120	AB11
E16	VSS 040	VSS 121	AB13
E19	VSS 041	VSS 122	AB16
E21	VSS 042	VSS 123	AB19
E24	VSS 043	VSS 124	AB23
E5	VSS 044	VSS 125	AB26
E8	VSS 045	VSS 126	AC3
F11	VSS 046	VSS 127	AC6
F13	VSS 047	VSS 128	AC8
F16	VSS 048	VSS 129	AC11
F19	VSS 049	VSS 130	AC14
F2	VSS 050	VSS 131	AC16
F22	VSS 051	VSS 132	AC19
F25	VSS 052	VSS 133	AC21
G4	VSS 053	VSS 134	AC24
G1	VSS 054	VSS 135	AD2
G23	VSS 055	VSS 136	AD5
G26	VSS 056	VSS 137	AD8
H3	VSS 057	VSS 138	AD11
H6	VSS 058	VSS 139	AD13
H21	VSS 059	VSS 140	AD16
H24	VSS 060	VSS 141	AD19
J2	VSS 061	VSS 142	AD22
J5	VSS 062	VSS 143	AD25
J22	VSS 063	VSS 144	AE1
J25	VSS 064	VSS 145	AE4
K1	VSS 065	VSS 146	AE8
K4	VSS 066	VSS 147	AE11
K23	VSS 067	VSS 148	AE14
K26	VSS 068	VSS 149	AE16
L3	VSS 069	VSS 150	AE19
L6	VSS 070	VSS 151	AE22
L21	VSS 071	VSS 152	AE26
L24	VSS 072	VSS 153	AF1
M2	VSS 073	VSS 154	AF3
M5	VSS 074	VSS 155	AF6
M22	VSS 075	VSS 156	AF8
M25	VSS 076	VSS 157	AF11
N1	VSS 077	VSS 158	AF13
N4	VSS 078	VSS 159	AF16
N23	VSS 079	VSS 160	AF19
N26	VSS 080	VSS 161	AF21
P3	VSS 081	VSS 162	AF24

Merom ( Dual Core )


All Pop

Yahon ( Signal Core )

De-pop C91, 93, 123, 127, 166, 169, 191 and 193



22uF 0805 X5R -> 85 degree C ,  
Or better such As X6S and X7R




Please these inside socket cavity on L8 ( North side Secondary )

+VCC\_CORE

U87C	VCC	VCC	AB20
A7	VCC 001	VCC 068	AB20
A9	VCC 002	VCC 069	AB7
A10	VCC 003	VCC 070	AC7
A12	VCC 004	VCC 071	AC9
A13	VCC 005	VCC 072	AC12
A15	VCC 006	VCC 073	AC13
A17	VCC 007	VCC 074	AC15
A18	VCC 008	VCC 075	AC17
A20	VCC 009	VCC 076	AC18
B7	VCC 010	VCC 077	AD7
B9	VCC 011	VCC 078	AD9
B10	VCC 012	VCC 079	AD10
B12	VCC 013	VCC 080	AD12
B14	VCC 014	VCC 081	AD14
B15	VCC 015	VCC 082	AD15
B17	VCC 016	VCC 083	AD17
B18	VCC 017	VCC 084	AD18
B20	VCC 018	VCC 085	AE9
C9	VCC 019	VCC 086	AE10
C10	VCC 020	VCC 087	AE12
C12	VCC 021	VCC 088	AE13
C13	VCC 022	VCC 089	AE15
C15	VCC 023	VCC 090	AE17
Y6	VCC 024	VCC 091	AE18
Y21	VCC 025	VCC 092	AE20
D9	VCC 026	VCC 093	AE9
D10	VCC 027	VCC 094	AE10
D12	VCC 028	VCC 095	AE12
D14	VCC 029	VCC 096	AE14
D15	VCC 030	VCC 097	AE15
D17	VCC 031	VCC 098	AE17
D18	VCC 032	VCC 099	AE18
E7	VCC 033	VCC 100	AE20
E9	VCC 034	VCC 100	AE20
F10	VCC 035	VCC 037	V6
F12	VCC 036	VCC 038	G21
F13	VCC 037	VCC 039	K6
F15	VCC 038	VCC 040	M6
F17	VCC 039	VCC 041	J21
F18	VCC 040	VCC 042	K21
F20	VCC 041	VCC 043	M21
F7	VCC 042	VCC 044	N2
F10	VCC 043	VCC 045	N6
F12	VCC 044	VCC 046	R21
F14	VCC 045	VCC 047	R6
F15	VCC 046	VCC 048	T21
F17	VCC 047	VCC 049	T6
F18	VCC 048	VCC 050	V21
F20	VCC 049	VCC 051	W21
AA7	VCC 050	VCC 052	B26
AA9	VCC 051	VCC 053	B26
AA10	VCC 052	VCC 054	B26
AA12	VCC 053	VCC 055	B26
AA13	VCC 054	VCC 056	B26
AA15	VCC 055	VCC 057	B26
AA17	VCC 056	VCC 058	B26
AA18	VCC 057	VCC 059	B26
AA20	VCC 058	VCC 060	B26
AA8	VCC 059	VCC 061	B26
AC10	VCC 060	VCC 062	B26
AB10	VCC 061	VCC 063	B26
AB1	VCC 062	VCC 064	B26
AB12	VCC 063	VCC 065	B26
AB14	VCC 064	VCC 066	B26
AB15	VCC 065	VCC 067	B26
AB17	VCC 066	VCC 067	B26
AB18	VCC 067	VCC 067	B26

+1.05V\_VCCP

+1.5V\_RUN



Place R50 and R51 near CPU  
Routing VCC\_SENSE and VSS\_SENSE at  
27.4 ohms, 50 mils spacing, 1 inch.




<Variant Name>



Title		
CPU - 02 - Yonah - POWER		
Size	Document Number	Rev
A3		-1
Date: Tuesday, August 14, 2007		
Parker		
Sheet 6 of 53		


**SSID = N.B**

**+1.8V\_RUN\_NB\_IOPLLVD18**




Place close pin AA35

**+1.2V\_RUN\_NB\_IOPLLVD12**



Place close pin V35

**+1.05V\_VCCP\_NB\_CPU\_VREF**



Place close pin A32


- H\_RS#[2..0] <<>> H\_RS#[2..0] 5
- H\_D#[63..0] <<>> H\_D#[63..0] 5
- H\_A#[31..3] <<>> H\_A#[31..3] 5
- H\_REQ#[4..0] <<>> H\_REQ#[4..0] 5

- 5 H\_ADSTB#0 <<>> H\_ADSTB#0 T42
- 5 H\_ADSTB#1 <<>> H\_ADSTB#1 U44
- 5 H\_ADS# <<>> H\_ADS# R46
- 5 H\_BNR# <<>> H\_BNR# M47
- 5 H\_BPRI# <<>> H\_BPRI# M44
- 5 H\_DEFER# <<>> H\_DEFER# K46
- 5 H\_DRDY# <<>> H\_DRDY# P45
- 5 H\_DBSY# <<>> H\_DBSY# M46
- 5 H\_LOCK# <<>> H\_LOCK# M45
- 5 H\_RESET# <<>> H\_RESET# L45
- 3,5,51 H\_RESET# <<>> H\_RESET# L45
- 5 H\_BR0# <<>> H\_BR0# L47
- 5 H\_TRDY# <<>> H\_TRDY# R45
- 5 H\_HIT# <<>> H\_HIT# K47
- 5 H\_HITM# <<>> H\_HITM# P46
- 5 H\_DPWR# <<>> H\_DPWR# T47


U91A 1 OF 7

ADDR GROUP 0	DATA GROUP 0
CPU_A3	H46 H D#0
CPU_A4	G47 H D#1
CPU_A5	K45 H D#2
CPU_A6	G45 H D#3
CPU_A7	H45 H D#4
CPU_A8	G46 H D#5
CPU_A9	F45 H D#6
CPU_A10	F47 H D#7
CPU_A11	C46 H D#8
CPU_A12	A44 H D#9
CPU_A13	D46 H D#10
CPU_A14	C45 H D#11
CPU_A15	D47 H D#12
CPU_A16	B44 H D#13
CPU_REQ0	A43 H D#14
CPU_REQ1	B45 H D#15
CPU_REQ2	E47 H DINV#0 <<>> H_DINV#0 5
CPU_REQ3	E46 H DSTBN#0 <<>> H_DSTBN#0 5
CPU_REQ4	E45 H DSTBP#0 <<>> H_DSTBP#0 5
CPU_ADSTB#0	
CPU_A17	E40 H D#16
CPU_A18	F44 H D#17
CPU_A19	E42 H D#18
CPU_A20	F40 H D#19
CPU_A21	H40 H D#20
CPU_A22	D44 H D#21
CPU_A23	D42 H D#22
CPU_A24	D40 H D#23
CPU_A25	H42 H D#24
CPU_A26	E38 H D#25
CPU_A27	E36 H D#26
CPU_A28	J34 H D#27
CPU_A29	F34 H D#28
CPU_A30	H38 H D#29
CPU_A31	D32 H D#30
CPU_A32	H D#31
CPU_A33	K36 H DINV#1 <<>> H_DINV#1 5
CPU_ADSTB#1	J38 H DSTBN#1 <<>> H_DSTBN#1 5
CPU_RESERVED	J36 H DSTBP#1 <<>> H_DSTBP#1 5
CPU_ADS	J32 H D#32
CPU_BNR	F32 H D#33
CPU_BPRI	K32 H D#34
CPU_DEFER	D29 H D#35
CPU_DRDY	M29 H D#36
CPU_DBSY	K30 H D#37
CPU_LOCK	F30 H D#38
CPU_CPURST	E30 H D#39
CPU_RS2	M27 H D#40
CPU_RS1	E27 H D#41
CPU_RS0	K27 H D#42
CPU_BR0	D25 H D#43
CPU_TRDY	E27 H D#44
CPU_HIT	J27 H D#45
CPU_HITM	J25 H D#46
CPU_DPWR	F25 H D#47
CPU_DB12	J30 H DINV#2 <<>> H_DINV#2 5
CPU_DSTB#2	H29 H DSTBN#2 <<>> H_DSTBN#2 5
CPU_DSTB#2P	F29 H DSTBP#2 <<>> H_DSTBP#2 5
CPU_D48	C37 H D#48
CPU_D49	B40 H D#49
CPU_D50	B43 H D#50
CPU_D51	C42 H D#51
CPU_D52	C43 H D#52
CPU_D53	A42 H D#53
CPU_D54	B38 H D#54
CPU_D55	A41 H D#55
CPU_D56	C40 H D#56
CPU_D57	A38 H D#57
CPU_D58	C36 H D#58
CPU_D59	B36 H D#59
CPU_D60	A37 H D#60
CPU_D61	C38 H D#61
CPU_D62	B34 H D#62
CPU_D63	C34 H D#63
CPU_DB13	A36 H DINV#3 <<>> H_DINV#3 5
CPU_DSTB#3	B41 H DSTBN#3 <<>> H_DSTBN#3 5
CPU_DSTB#3P	C41 H DSTBP#3 <<>> H_DSTBP#3 5

P-4 AGTL+I/F




**NB\_TEST\_MODE**



TESTMODE	RS600MODE
HIGH	TEST MODE
LOW	NORMAL MODE

**NB THERMAL DIODE**




<Variant Name>



Title		
RS600ME-AGTL(1/5)		
Size	Document Number	Rev
A3	Parker	-1
Date:	Friday, August 03, 2007	Sheet 7 of 53

SSID = N.B



PCIE 0	LOM BCM5756ME
PCIE 1	MINI WWAN
PCIE 2	MINI WLAN
PCIE 3	EXPRESS CARD

<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RS600ME-ALINK/PCIE-2(2/5)**

Size A3	Document Number	Parker	Rev -1
Date: Friday, August 03, 2007	Sheet 8	of 53	



SSID = N.B

























<Variant Name>




Title			RS600ME-MEMORY I/F (3/5)		
Size	Document Number		Rev		
A3			Parker		-1
Date:	Tuesday, August 14, 2007	Sheet	9	of	53








FROM NB



series resistor 22 ohm CHANNEL A DATA

TO DIMM



CHANNEL A DATA-MASK







series resistor 22 ohm

CHANNEL A ADDRESS

CHANNEL A COMMAND

CHANNEL A BANK SELECT


RAM CELL ADDRESS 13



series resistor 3 ohm

series resistor 3 ohm

series resistor 22 ohm CHANNEL A DATA-STROBE



R736,R737 only use in Mircon

**SSID = MEMORY**

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**CHANNEL A RESISTORS**




Parker

Size A3 Document Number Rev -1



Date: Friday, August 03, 2007 Sheet 12 of 53

# On-board DDR2 Memory

samsung



**SSID = MEMORY**





Place around the DDR2 chips

**Wistron Corporation**  
 21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ON BOARD MEMORY**  
 Size: Custom Document Number: **Parker** Rev: -1  
 Date: Friday, August 03, 2007 Sheet 13 of 53

**SSID = MEMORY**

**DIMMA-DDR +0.9V\_DDR\_VTT DE-COUPLING**



**ON-BOARD MEMORY TERMINATION**




<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title **ON-BOARD MEMORY TERMINATION**

Size A3	Document Number <b>Parker</b>	Rev <b>-1</b>
Date: Friday, August 03, 2007	Sheet 14 of 53	


# SSID = MEMORY




## DIMMB-DDR +1.8V\_SUS DE-COUPLING



## DIMMB-DDR +0.9V\_DDR\_VTT DE-COUPLING



## +0.9V\_DDR\_VTT



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **DDR-B**

Size A3 Document Number: **Parker** Rev: **-1**

Date: Friday, August 03, 2007 Sheet 15 of 53

**SSID = VIDEO**

For NB and DOCK



<Variant Name>




**DELL Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT**


Size: A3	Document Number: <b>Parker</b>	Rev: <b>-1</b>
Date: Friday, August 03, 2007	Sheet: 16 of 53	




Choose the Transistors Type and Rating base on the LCD Panel Power requirements for each system



**Digi MICs**  
750uA 3 PIN  
+3.3V\_RUN PLANE



**Light Sensor**  
2 PIN  
+3.3V\_RUN PLANE




**Digi Tizer**  
2 PIN  
+3.3V\_RUN PLANE



**Biometric**  
2 PIN  
+3.3V\_RUN PLANE



**USBP5 D+**  
2 PIN  
+3.3V\_RUN PLANE



**Ctrl+Del+Alt Botton**  
37 KS10 << KS10

**Mobility Center Botton**  
37 KS11 << KS11

**Power & Suspend LED.**  
35 BREATH\_LED# << BREATH\_LED# 1

**HDD activity LED.**  
33 PATA\_ACT# << HDD\_LED 1

**SSID = INVERTER**

**User-Programmable Botton**  
37 KS12 << KS12



**Screen Rotation Botton**  
37 KS13 << KS13

**Toggle Switch**  
37 KS14 << KS14  
37 KS15 << KS15  
37 KS16 << KS16  
37 KS17 << KS17

**WLAN LED.**  
32 LED\_WLAN\_OUT# << LED\_WLAN\_OUT# 1

**Bluetooth LED.**  
31 BT\_ACTIVE# << BT\_LED 1

**Battery status LED.**  
35 BAT2\_LED# << BAT2\_LED



20.F1015.060

6 PIN

<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **LVDS**




Size: Custom Document Number: Parker Rev: -1

Date: Friday, August 03, 2007 Sheet: 17 of 53



SSID = S.B

If SATA I/F no used SATA\_X1 directly to GND  
 AVDD\_SATA directly to GND  
 PLLVDD\_SATA directly to GND  
 XTLVDD\_SATA directly to GND









<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600-IDE&SATA\$SPI(2/5)**

Size A3	Document Number	Rev -1
Date: Tuesday, August 14, 2007		Sheet 19 of 53



Place R186 near pin A14. Route it with 10 mils trace width and 25mils spacing to any signals in x, y, z directions

USB0	Ext Side 1
USB1	Ext Side 2
USB2	POWER USB
USB3	Digi Tizer
USB4	
USB5	Biometric
USB6	Express Card
USB7	BLUETOOTH
USB8	Media Slice
USB9	MiniCard WWAN

slice USB HUB

Biometric

Digi Tizer

200mA

**SSID = S.B**

-Variant Name-

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600-USB&AZALIA&GPIO(3/5)**

Size: Custom Document Number: Parker Rev: -1


Date: Friday, August 03, 2007 Sheet: 20 of 53




# Debug Straps

**SSID = S.B**

# Standard Straps




- 18,25 PCI\_AD28
- 18,25 PCI\_AD27
- 18,25 PCI\_AD26
- 18,25 PCI\_AD25
- 18,25 PCI\_AD24
- 18,25 PCI\_AD23
- 20 SB\_AC\_SDOUT
- 18 SB\_RTCCLK
- 18 CLK\_SB\_PCI4
- 18,25 CLK\_PCI\_PCCARD



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6
HIGH	LONG RESET Default	PCI PLL Default	ACPI BCLK Default	IDE PLL Default	DEFAULT PCIE STRAPS Default	BOOTFAIL TIMER DISABLED Default	DEBUG STRAPS Default	INTERNAL RTC Default	INTERNAL PLL48	AMD CPU
LOW	SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	EEPROM PCIE STRAPS	BOOTFAIL TIMER ENABLED	IGNORE DEBUG STRAPS Default	EXTERNAL RTC	EXTERNAL 48MHZ Default	INTEL CPU Default

CLK_SB_PCI0		
PCI_CLK0	PCI_CLK1	ROM TYPE
0	0	FWH
0	1	LPC
1	0	SPI
1	1	PCI













<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600-Strapping Pin(5/5)**

Size A3	Document Number	Rev
Date: Friday, August 03, 2007	Sheet 22 of 53	-1

# SSID = THERMAL




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**FAN, EMC4001**


Size: Document Number  
Cust: Parker  
Date: Friday, August 03, 2007 Sheet 23 of 53

Rev -1


### PCI7402\_AVDD\_33




### PCI7402\_VCC




### PCI7402\_VCCP




### PCI7402\_VDDPLL33



### PCI7402\_VR\_EN#



SSID = 1394



PC17402ZHK-GP-U


-<Variant Name->

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>PC17402-1</b>		
Size	Document Number	Rev
A3	<b>Parker</b>	-1
Date:	Friday, August 03, 2007	Sheet 24 of 53




**SSID = 1394**




if want to use internal 1.5V cap placed between pin T18 and R17

### 1394 Xtal




### PCI-CLK EMI

CLOSE TO PIN L1





### CLK 48M EMI

CLOSE TO PIN F1



### MEDIA SLICE 1394



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**PC17402-2**



Document Number: Parker  
Date: Tuesday, August 14, 2007

Sheet 25 of 53


Rev -1

SD POWER-SWITCH


SSID = 1394



SD SOCKET




M/B 1394









22.10218.S11

SSID = LOM







Place filters close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.








Place filters close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.











Reserve for EMI












Reserve for EMI












Reserve for EMI



Reserve for EMI



Reserve for EMI



Reserve for EMI

Place register as close as possible to the ASIC. Pad is needed to measure 125MHz clock for debugging.

Important Layout Note for Dual footprint design: Atmel part is available in standard package size, where as SF-Micro part is available in narrow package size. Ensure that pads are laid out for both footprints. Recommendation: Pads for pins 1 (reference) through 4 can be standard and identically located for both packages. Pads for pins 5-8 need to be larger to accommodate both packages.



	NV_STRAP1	NVSTRAFO	S0	S1	CS#	SCLK
Atco-Sense Mode	0	0	0	0	0	0
SF M45PE20	0	1	1	0	0	1
Atmel AT45BCW21B	0	0	1	0	1	1

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.

LAN BCM5756ME

Rev -1

**SSID = LOM**



Yellow LED:TX/RX  
Amber LED:Speed 100  
Green LED:Speed 10

- 1.route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.

Hipot layout guide line update space > 50mil

Rj11 layout guide line update > 100mil

<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**





Size A3	Document Number	Rev -1
Date: Thursday, August 09, 2007	Sheet 28 of 53	






**EXPRESS CARD POWER SWITCH**

**SSID = ExpressCard**



**EXPRESS CARD  
USB-POR6**





EXPRESS PIN	
26	GND
25	PCIE_TXP4
24	PCIE_TXN4
23	GND
22	PCIE_RXP4
21	PCIE_RXN4
20	GND
19	CLK_PCIE_NEW
18	CLK_PCIE_NEW
17	CPPE#
16	CONN_CLKREQ#
15	+3VRUN_NEW
14	+3VRUN_NEW
13	PERST#
12	+3VAUX_NEW
11	PCIE_WAKE#
10	+1.5VRUN_NEW
9	+1.5VRUN_NEW
8	SMB_DATA
7	SMB_CLK
6	TP1
5	TP2
4	CPFBT#
3	USB+
2	USB-
1	GND


**USB-POR7**

**SSID = User.interface**

**Bluetooth Module conn.**



**SSID = User.interface**



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**EXPRESS CARD/BT/SNIFFER**


Document Number: **Parker** Rev: **-1**

Date: Friday, August 03, 2007 Sheet 31 of 53







SSID = PATA



PATA HDD conn.


SSID = PATA



SSID = Flash.ROM

SPI BIOS :SST FEROM 25VF016B  
 P/N:72.25016.A01  
 SPI BIOS socket :62.10076.011


SPI ROM



SSID = User.interface

JUST SUPPORT S3 WAKE  
 UP,CHANGE TO SUS POWER

PEN



**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/SPI ROM/PEN**


Size A3	Document Number	Rev
	<b>Parker</b>	<b>-1</b>

Date: Thursday, August 09, 2007 Sheet 33 of 53


# USB POWER

**SSID = USB**


## USB-PORT0 POWER



## USB-PORT1




## USB-PORT0




# USB-PORT 2


**SSID = PUSB**




## P-USB DC POWER



## P-USB SMBUS



## P-USB POWER



<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **P-USB/USB**

Size	Document Number	Rev
Custom	<b>Parker</b>	<b>-1</b>
Date:	Thursday, August 09, 2007	Sheet 34 of 53






**SSID = SIO**




BID1	BID0	Board Rev.
0	0	SST(X00)
0	1	PT(X01)
1	0	ST(X02)
1	1	X-B(A00)



**CHIPSET\_ID1**  
This resistor strapping will not change and is used to identify parker chipset as ATI



	MEM_VEND_ID1	MEM_VEND_ID0
Samsung	H	L
Hynix	L	H
Mircon	L	L




**VGA\_IDENTIFY**  
Low=UMA, High=Discrete



# K/B CONN.



**SSID = User.interface**

# KB LEDs




# POINT-STICK CONN.

**SSID = TOUCH.PAD**



# hall switch



**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



Part Number: **ECE1077**

Size: Custom    Document Number: **Parker**    Rev: **-1**


Date: Friday, August 03, 2007    Sheet: 37 of 53

# SSID = MEDIA SLICE



The green frame are used to battery\_slice



USE TO BATT\_SLICE\_DET# GND  
USE TO BATT\_SLICE GND ON/OFF CHARGER  
(battery slice side SYS\_PRES#)



1394 Reserved for battery slice



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.



Title: **MEDIA SLICE**

Size A3	Document Number	Rev -1
Date: Friday, August 03, 2007	Sheet 38 of 53	


**SSID = PWR.Support**

**Adapter In**

DC IN CONN	
PIN 1,2	DC_IN+
PIN 4,8	DC_IN-
PIN 5	ID
PIN 3,6,7,9	GND




**Batt Connector**



Now use 0 ohm 06003 ,wait VZ0603M260APT part

This cap should be used only as last resort for EMI suppression.



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN / BATT CONN.**

Size: A3	Document Number:	Rev: -1
Date: Tuesday, August 14, 2007	Sheet: 39 of 53	

# SSID = CHARGER


Adapter (W)	Trip Current (A)	R1620	R1621	R1622	R1623
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K

\*R23 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adapter.

\*PIN NAME DIFFERENCES\*


PIN	MAXIM	INTERSIL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDDSMB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSOP
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT

"NC" means no-connect





SSID = PWR.Support




In M07, use ECE5011 GPIOA4

<-Variant Name>



BATTERY SELECT		
File		
Size	Document Number	Rev
A2	Parker	-1
Date	Friday, August 03, 2007	Sheet 41 of 53




<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC CPU\_Core**

Size: Custom	Document Number: Parker	Rev: -1
--------------	-------------------------	---------

Date: Tuesday, August 14, 2007 Sheet 42 of 53



0.1uF for ISL6236,  
Install with 1uF for  
Max8778

No Install for ISL6236  
Install 10 ohm for MAX8778

I<sub>omax</sub>=5A  
OCP>10A

Sanyo 220uF  
6D3V, V Size  
ESR=25mohm

L=2.2uH  
I=(20-5)\*5/(20\*2.2u\*0.4M)=4.2A  
Ripple voltage=4.2A\*25mOhm=105mV  
Suggest ESR<=12mohm to reduce ripple vol.

If L change to 3.3uH  
I=(20-5)\*5/(20\*3.3u\*0.4M)=2.8A  
Ripple voltage=2.8A\*15mOhm=42mV  
Suggest ESR=15mohm to reduce ripple vol.

OCP: 5x2=10A  
L=2.2uH  
I<sub>ocp</sub>=10-(4.2/2)~7.9A  
V<sub>th</sub>=7.9A\*15mOhm=119mV  
R(I<sub>lim</sub>)=(119mV\*10)/5uA  
~238K--->R536

L=3.3uH  
I<sub>ocp</sub>=10-(2.8/2)~8.6A  
V<sub>th</sub>=8.6A\*15mOhm=129mV  
R(I<sub>lim</sub>)=(129mV\*10)/5uA  
~258K--->R536

Id=5A  
Qg=8.7~13nC,  
R<sub>dson</sub>=23~30mohm


DELTA  
DCR=18mohm  
I<sub>rms</sub>=8A, I<sub>sat</sub>=14A

Id=10A  
Qg=9~13nC,  
R<sub>dson</sub>=12~15mohm

CHIP IND 3.3UH FMJ-0650I-3R3  
OCP>10A

Sanyo 330uF  
6D3V, D Size  
ESR=18mohm

SSID = PWR.Plane.Regulator\_3V5V



<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 3.3V & 5V**

Size	Document Number	Rev
Custom		

Date: Friday, August 10, 2007 **Parker** Sheet 43 of 53







REFIN2: tied to vref3=1.05V  
tied to vcc = 3.3V

Frequency Select (Ton)  
GND - 400kHz/500kHz  
Ref (or open) - 400kHz/300kHz \*\*  
Vcc - 200kHz/300kHz

1.8 Volt +/- 5%  
Design Current: 7.3A for +1.8V\_SUSP  
Maximum current 10.5A for +1.8VSUSP  
OCP point is 12.7A for +1.8VSUSP




Sanyo V Size  
330uF, 2D5V  
ESR=15mohm  
Iripple=3.7A



High: Vout=1.6V  
Low: Vout=1.8V

SSID = PWR.Plane.Regulator\_1.8V1.05V



Design Specs in default:  
TDC: A  
Peak: 2.65A  
OCP: 3.975A

Panasonic  
V Size  
220uF, 2V  
ESR=15mohm  
Iripple=2.7A


ENABLE NB CORE  
46,48,51 1.05V\_RUN\_PWRGD

5021 GPIO 1.05V\_RUN\_ON /  
NB\_VCORE\_RUN\_ON

<Core Design>

<b>DELL</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Size Custom	Document Number <b>Parker</b>	Rev <b>-1</b>
Date: Thursday, August 09, 2007	Sheet 45 of 53	

Install 0.01uF for ISL6236,  
Install 1uF for MAX8778



1.2 Volt +/- 5%  
Thermal Design Current: 2.163A  
Maximum current 3.1A  
OCP: 3.75A

Design Specs in default:  
TDC: 2.46A  
Peak: 3.51A  
OCP: 5.25A

Sanyo  
V Size  
330uF, 2.5V  
ESR=15mohm  
Iripple=2.7A

PLTRST_SYS#	NB_VCORE_CNTRL	Vout
HIGH	LOW	1.0V
HIGH	HIGH	1.2V
LOW	LOW	1.2V
LOW	HIGH	1.2V

**SSID = PWR.Plane.Regulator\_1.2V.NB\_VCORE**

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D2V / NB\_Core**



Size: Custom Document Number: **Parker** Rev: -1

Date: Thursday, August 09, 2007 Sheet: 46 of 53



**RUN POWER DISCHARGE**





**SUS POWER DISCHARGE**



**+5V\_SUS POWER ENABLE**



**+3.3V\_SUS POWER ENABLE**




**SSID = Reset.Suspend**

<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **POWER ENABLE**

Size	Document Number	Rev
Custom	<b>Parker</b>	<b>-1</b>
Date: Friday, August 03, 2007	Sheet 47 of 53	



**SSID = Reset.Suspend**

<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title  
**POWER ON LOGIC**

Size A3	Document Number <b>Parker</b>	Rev <b>-1</b>
Date: Friday, August 03, 2007	Sheet 48 of 53	




# DP2 PLATFORMS POWER UP

## AC MODE




BATTERY MODE


- RUN\_ON  
KBC5025 KS15/GPIO10
- +5V\_RUN  
CONTROL BY RUN\_ON
- +3.3V\_RUN  
CONTROL BY 3.3V\_RUN\_ON  
KBC5025 KS00/GPIOC0
- +2.5V\_RUN
- +1.8V\_RUN  
CONTROL BY 1.8V\_RUN\_ON  
KBC5025 GPIO11/AB2\_DATA
- +1.5V\_RUN  
CONTROL BY 1.5V\_RUN\_ON  
KBC5025 GPIO93/AB1F\_DATA
- +1.2V\_RUN  
CONTROL BY 1.2V\_RUN\_ON  
ECE5021 GPIOB6
- +1.05V\_VCCP  
CONTROL BY 1.05V\_RUN\_ON  
ECE5021 GPIO2/CIRX
- +NB\_VCORE (1V or 1.2V)  
CONTROL BY 1.05V\_RUN\_PWRGD  
(HW ouotput)
- RUNPWROK
- +VCC\_CORE  
CONTROL BY IMVP\_VR\_ON  
KBC5025 OUT2/PWM3  
CLK\_ENABLE#
- RESET\_OUT#  
KBC5025 nRESET\_OUT/OUT6
- NB\_PWRGD
- SB\_PWRGD
- H\_PWRGOOD
- PLTRST#(A\_RST#)
- PCI\_RST#
- H\_RESET#




## PANEL SEQUENCE



## NB SEQUENCE



<Variant Name>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **POWER ON SEQUENCE**

Size	Document Number	Rev
Custom	<b>Parker</b>	-1
Date: Friday, August 03, 2007	Sheet 49 of 53	

Power

Signal Name	Test Position	Signal Name	Test Position
+DC_IN	U5.1;Page 39	GFX_PWR_SRC	U10.1;Page 17
+DC_IN_SS	U5.8;Page 39	+RTC_CELL	C266.1;Page 18
+SDC_IN	U12.8;Page 41	VCC_RUN_SB	L31.1;Page 18
+VCHGR	U48.8;Page 41	VCC_SB_PVDD	C315.1;Page 18
+PBATT	U37.1;Page 41	VCC_SB_VDDR	C245.1;Page 18
+SBATT	U38.8;Page 41	SB_AVDDCK1.2	C181.1;Page 21
+DOCK_PWR_SRC	U24.8;Page 38	+3.3V_RUN_HW	C275.1;Page 19
+PWR_SRC	U12.1;Page 41	+3.3V_SB_USB_TX	C156.1;Page 20
+VCC_CORE	TC2.1;Page 42	+3.3V_SB_USB_RX	C183.1;Page 20
+15V_ALW	R696.1;Page 47	+3.3V_SB_AVDDC	C135.1;Page 20
+5V_ALW	R413.1;Page 18	+SB_AVDDCK3.3	C182.1;Page 21
+3.3V_ALW	U11.1;Page 17	SB_5V_REF	C620.1;Page 21
+3.3V_ALW2	C14.2;Page 43	+2.5V_RUN	C552.1;Page 23
+1.5V_RUN	R193.2;Page 44	THERMAL_LDO_IN	C553.1;Page 23
+0.9V_DDR_VTT	C718.1;Page 15	+3.3V_PCI7402_AVDD	C348.1;Page 24
+1.8V_SUS	R170.1;Page 7	+3.3V_PCI7402	C364.1;Page 24
+1.05V_VCCP	C102.1;Page 11	+3.3V_PCI7402_VCCP	C656.1;Page 24
+1.2V_SUS	Q50.8;Page 47	+3.3V_PCI7402_VDDPLL33	C730.1;Page 24
+NB_VCORE	U26.6;Page 47	PCI7402_VR_PORT	C703.1;Page 24
+5V_SUS	U26.6;Page 47	+3.3V_RUN_CARD	C763.1;Page 26
+3.3V_SUS	U102.6;Page 47	+3.3V_LAN	U93.4;Page 27
+5V_RUN	Q61.1;Page 41	+2.5V_LOM	C62.1;Page 27
+3.3V_RUN	Q32.1;Page 47	+2.5V_BIASVDD	L51.1;Page 27
+1.8V_RUN	U82.6;Page 47	+2.5V_XTALVDD	L53.1;Page 27
+1.2V_RUN	Q50.1;Page 47	+2.5V_AVDD	L59.1;Page 27
CLK_VDDREF	C331.1;Page 4	+1.2V_LOM	C492.1;Page 27
CLK_VDD48	C330.1;Page 4	+1.2V_AVDDL	L55.2;Page 27
CLK_VDDA	C248.1;Page 4	+1.2V_GPHY_PLLVDD	L52.2;Page 27
+3.3V_RUN_CLK	C246.1;Page 4	+1.2V_PCIE_PLLVDD	L61.2;Page 27
V_CPU_GTLREF	R54.1;Page 5	+1.2V_PCIE_SDVDD	L16.2;Page 27
+1.05V_VCCP_NB_CPU_VREF	C43.1;Page 7	CODEC_DVDD_CORE	U31.1;Page 29
V_DDR_NB_REF	C616.1;Page 9	CODEC_DVDD_CORE_PIN40	U31.40;Page 29
+1.8V_RUN_NB_IOPLLVD18	C168.1;Page 7	+5V_SPK_AMP	L50.2;Page 30
+1.2V_RUN_NB_IOPLLVD12	C133.1;Page 7	+VDDA	C268.1;Page 30
+1.8V_RUN_NB_PLLVDD18	C35.1;Page 10	+3.3V_CARDSUS	C403.1;Page 31
+1.2V_RUN_NB_PLLVDD12	C55.1;Page 10	+1.5V_CARD	C765.1;Page 31
+1.2V_NB_VDDPLL_PCIE	C124.1;Page 10	+3.3V_CARD	C390.1;Page 31
+1.8V_RUN_NB_AVDDD	C88.1;Page 10	+3.3V_WLAN	U98.6;Page 32
+1.8V_RUN_NB_AVDDQ	C49.1;Page 10	+3.3V_RUN_HDD	U100.6;Page 33
+1.8V_RUN_NB_VDDLT18	C129.1;Page 10		
+1.8V_RUN_NB_LTP18VDD	C21.1;Page 10		
+3.3V_RUN_NB_AVDD	C65.1;Page 10		
+3.3V_RUN_NB_VDDR33	C66.1;Page 10		
+3.3V_RUN_NB_VDDLT33	C130.1;Page 10		
+3.3V_RUN_NB	U22.6;Page 10		
+1.8V_RUN_NB_VDD18CPU	C115.1;Page 11		
+1.8V_RUN_NB_VDD18MEN	C228.1;Page 11		
+1.2V_RUN_NB_VPCIE	C179.1;Page 11		
5V_CRT_S0	C426.1;Page 16		
LCDVDD	U11.4;Page 17		


Power Sequence

Signal Name	Test Position	Signal Name	Test Position
+RTC_CELL	C258/1 ; Page 18	+NB_VCORE	C150/1 ; Page 11
+DC_IN	U5/1 ; Page 41	RUNPWROK	U107/8 ; Page 48
+SDC_IN	U12/8 ; Page 41	+VCC_CORE	TC2/1 ; Page 42
+PWR_SRC	U12/1 ; Page 41	CLK_ENABLE#	R572/1 ; Page 4
ACAV_IN	R329/2 ; Page 40	RESET_OUT#	U30/53 ; Page 35
ALWON	R43/1 ; Page 43	NB_PWRGD	R695/1 ; Page 48
+3.3V_ALW	C314/1 ; Page 35	SB_PWRGD	R695/2 ; Page 48
+5V_ALW	Q61/5 ; Page 47	H_PWRGOOD	R568/2 ; Page 5
MAIN_PWR_SW#	R511/2 ; Page 17	PLTRST#	R664/1 ; Page 18
SUS_ON	U30/34 ; Page 35	PCI_RST#	R621/2 ; Page 18
+5V_SUS	U26/4 ; Page 47	H_RESET#	R512/2 ; Page 5
+15V_ALWP	R377/1 ; Page 43	ENVDD	D4/2 ; Page 17
+3.3V_SUS	RN50/3 ; Page 35	LCDVDD	U11/4 ; Page 17
+1.8V_SUS	U82/1 ; Page 47		
+1.2V_SUS	Q50/8 ; Page 47		
SB_RSMRST#	U30/23 ; Page 35		
SIO_PWRBTN#	U30/109 ; Page 35		
SIO_SLP_S5#	U30/31 ; Page 35		
SIO_SLP_S3#	U30/30 ; Page 35		
RUN_ON	U30/35 ; Page 35		
+5V_RUN	Q61/1 ; Page 47		
+3.3V_RUN	Q32/1 ; Page 47		
+2.5V_RUN	R460/1 ; Page 47		
+1.8V_RUN	U82/4 ; Page 47		
+1.5V_RUN	R193/2 ; Page 44		
+1.2V_RUN	Q50/1 ; Page 47		
+1.05V_VCCP	R108/2 ; Page 7		


<Variant Name>




# SSID=EMI




## CLK-GEN Shading BOX



## LAN Shading BOX



# SSID=Mechanical



35,43	ALWON	>>	ALWON	TP29	TPAD28
17,35	MAIN_PWR_SW#	>>	MAIN_PWR_SW#	TP120	TPAD28
35,43	ALW_PWRGD_3V_5V	>>	ALW_PWRGD_3V_5V	TP17	TPAD28
35,47,48	SUS_ON	>>	SUS_ON	TP99	TPAD28
35,46,47	3.3V_SUS_ON	>>	3.3V_SUS_ON	TP80	TPAD28
35,44,45	DDR_ON	>>	DDR_ON	TP129	TPAD28
35,45	1.8V_SUS_PWRGD	>>	1.8V_SUS_PWRGD	TP8	TPAD28
35,46	1.2V_SUS_ON	>>	1.2V_SUS_ON	TP110	TPAD28
46,48	1.2V_SUS_PWRGD	>>	1.2V_SUS_PWRGD	TP186	TPAD28
20,23,35,48	SUSPWROK	>>	SUSPWROK	TP191	TPAD28
20,35	SB_RSMRST#	>>	SB_RSMRST#	TP139	TPAD28
20,35	SIO_PWRBTN#	>>	SIO_PWRBTN#	TP119	TPAD28
20,35	SIO_SLP_S5#	>>	SIO_SLP_S5#	TP16	TPAD28
20,35	SIO_SLP_S3#	>>	SIO_SLP_S3#	TP14	TPAD28
17,35,47,48	RUN_ON	>>	RUN_ON	TP190	TPAD28
35,47	3.3V_RUN_ON	>>	3.3V_RUN_ON	TP177	TPAD28
23,48	2.5V_RUN_PWRGD	>>	2.5V_RUN_PWRGD	TP98	TPAD28
35,47	1.8V_RUN_ON	>>	1.8V_RUN_ON	TP175	TPAD28
35,44	0.9V_DDR_VTT_ON	>>	0.9V_DDR_VTT_ON	TP56	TPAD28
35,44	1.5V_RUN_ON	>>	1.5V_RUN_ON	TP150	TPAD28
44,48	1.5V_RUN_PWRGD	>>	1.5V_RUN_PWRGD	TP192	TPAD28

36,47	1.2V_RUN_ON	>>	1.2V_RUN_ON	TP111	TPAD28
36,48	5V_3V_1.8V_1.2V_RUN_PWRGD	>>	5V_3V_1.8V_1.2V_RUN_PWRGD	TP97	TPAD28
36,45	1.05V_RUN_ON	>>	1.05V_RUN_ON	TP6	TPAD28
45,46,48	1.05V_RUN_PWRGD	>>	1.05V_RUN_PWRGD	TP194	TPAD28
35,46,48	NB_VCORE_PWRGD	>>	NB_VCORE_PWRGD	TP193	TPAD28
35,42,48	RUNPWROK	>>	RUNPWROK	TP189	TPAD28
35,42	IMVP_VR_ON	>>	IMVP_VR_ON	TP149	TPAD28
4,42	CLK_ENABLE#	>>	CLK_ENABLE#	TP160	TPAD28
35,42,48	IMVP_PWRGD	>>	IMVP_PWRGD	TP118	TPAD28
35,48	RESET_OUT#	>>	RESET_OUT#	TP144	TPAD28
7,35,48	NB_PWRGD	>>	NB_PWRGD	TP187	TPAD28
20,23,48	SB_PWRGD	>>	SB_PWRGD	TP188	TPAD28
5,18	H_PWRGOOD	>>	H_PWRGOOD	TP169	TPAD28
7,18,27,31,32,35,45,46	PLTRST#	>>	PLTRST#	TP185	TPAD28
18,25	PCL_RST#	>>	PCL_RST#	TP5	TPAD28
3,5,7	H_RESET#	>>	H_RESET#	TP12	TPAD28
5,7	H_ADS#	>>	H_ADS#	TP13	TPAD28

<Variant Name>



Title		
EM/HOLE		
Size	Document Number	Rev
A3		-1
Date:	Friday, August 03, 2007	Sheet 51 of 53


DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2006/11/03	X00	1	18	REMOVE DVI CHIP TO MEDIA SLICE SIDE	Change SPEC	EE
		2	3	Dummy ITP1		EE
		3	4	Add R616,R617, Dummy R607,R610	Ext Clock Frequency select to 133MHz	EE , SW
		4	4	Change R221,R595 to 15 ohm , RN14 to 22 ohm	EA report fail issues	EE
		5	8	Change PCI-E GPP_TX	PCI-E GPP error	EE
		6	10	Add R742 10K ohm in NB_TMD5_HPD_R	BIT issues	EE
		7	11	Change +1.8V_RUN_NB_VDD18MEN to +1.8V_RUN_NB_VDD18MEM	BIT issues	EE
		8	12	Change R629,R630,R632,R633 to 0 ohm and Add R736,R737 100 ohm	DDR clock driver issues	EE
		9	13	Change Onboard memory to Hynix and Mircon	Samsung memory can't support issues	EE
		10	16	Change L37, L38, L39, L40, L41 to BLM18BA100SN1D	EA report fail issues	EE
		11	17	Change R47 to 150 ohm	EA report fail issues	EE
		12	17	Change LVDS1 Power circuit	LCD Power issues	EE
		13	19	Add R738,R739,R740 0 ohm connect SATA power and GND	No support SATA HDD issues	EE
		14	19	Add C776 22pF De-pop and Change R445,R514,R529 to 47 ohm	SPI ROM issues	RF
		15	20	Change Memory SMBus support to SB SMBus 0 and Del U101,RN58	Memory controller issues	SW
		16	20	Del L23 and Change AVDDR_X power to +3.3V_SB_USB_TX	ATI Desgin check issues	EE
		2007/03/21	X01	17	25	Change signal IRQ_SERIRQ to U63/Pin H1;Change U63/Pin H2 to signal MFUNC2
18	25			Change C385,C386 to 12PF	Crytal result issues	EE
19	26			Change R260,R265,R294,R305 to 200 ohm , R291 to 75 ohm	SDIO Rise time fall issues	EE
20	27			Change C510 to 33PF	Crytal result issues	EE
21	27			Change R420 to 1.18K ohm	LOM Driver issues	EE
22	29			Change U31/Pin 4 AUD_SPK_DET signal to U35/Pin P8	Audio detect issues	SW
23	30			Change U32 to TI TPA6040A4 and setting	AMP Main source change issues	EE
24	30			Change U40/Pin 5 Power to +3.3V_RUN	BIT issues	EE
25	30			Change C446, C453 to 1uF 25V 0603	Audio issues	EE
26	32			Swap ESD1 and De-pop C369, C377	WWAN's SIM error	EE
27	32			Change U98 to Vishay SI3424DV	WLAN Power issues	Power
28	33			Change R548,R573 to 0 ohm , R575 to 47 ohm and Add C772,C773, C774 22pF De-pop	SPI ROM issues	EE
29	35			Dummy DBG1, DBG2		EE
30	35			Change R641 to 1M ohm	BIT issues	EE
31	35			Change RN54,RN61,RN65,RN78 to 2.2K ohm	SUS and RUN power open two time issues	EE , SW
32	35			Change C173 to 12PF ,C200 to 15PF	Crytal result issues	EE
33	35			De-pop R321	BIT issues	EE
34	35			Add R749 10K ohm to +RTL_CELL	Pen switch issues	EE , SW
35	36			Add R269 10K ohm, Dummy R270	Board ID issues	EE , SW
36	36			Add MEM_VEND_I Detect in U64 Pin 1	Memory controller for SPD issues	SW
37	36			Change U64 Pin 7 signal connect GND	BIT issues	EE
38	36			Add PEN_SW# connector to U64/Pin 119	Pen switch issues	EE , SW
39	37			Change KB1 signal	Keyboard issues	EE , KBC
40	37			Change LID_CL_SIO#_R to U40/Pin 2 , TABLET_DET# to HSW1/Pin 4	Hall switch support change issues	ME
41	38			Change U85 power source to +3.3V_ALW	BIT issues	EE
42	38			Add DOCKED signal use U85 to LOM and Change U86/Pin E3 signal to LOM_E_SWITCH	LOM Docking switch issues	EE
43	40			Add 1K8 ohm 1206 De-pop in +VCHGR to GND	BIT issues	EE
44	43			Change TC5 to 220U6D3V	BIT issues	EE
45	44			Add C775 near U34/Pin 10	BIT issues	EE
46	45			Change L63 to IND-1D5UH , TC9,TC10 to SE330U2D5VVD , R97 to 118K , R103 to 93.1K	Power issues	Power
47	46			Change R417 to 80.6K ohm , R415 to 255K ohm , TC15 to 330U2D5V	Power issues	Power
48	48			Change R695 to 0 ohm , Del R666, C730	Power sequence issues	Power
49				Change Power use Gap to Clise Gap		Power

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**HISTORY**

Title	Parker		Rev
Size	Document Number		
Custom			-1
Date:	Friday, August 03, 2007	Sheet	52 of 53

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2007/06/25	X02	1	4	Del C570,582,585,592,595,604,606,609,611,622	RF noise issues	RF
		2	4	Change C615,623,635 to 15pF	RF noise issues	RF
		3	11	Change C116,147,176 to 6pF, C72,231,240 to 0.1uF and ADD C801 22uF	RF noise issues	RF
		4	13	Add C802,803,804 to 4.7uF	+1.8_SUS, +0.9V_DDR_VTT, V_DDR_NB_REF ripple issues	EE
		5	17	Change C563 to Dummy	Power switch issues	EE
		6	17	Add R752 10K ohm	Cable detect setting issues	SW
		7	17	Change LCD Lunch Board Power support	Digitizer Power support	EE
		8	17	Change R98,101,701 to 470 ohm	Battery life issues	EE
		9	18	Add R753 10K ohm	Cable detect setting issues	SW
		10	19	Change Net LBF_ID0 to MEM_VEND_ID1	Onboard memory vendor support issues	EE, SW
		11	20	Change R478,479 to 10 ohm, C533,535 to 4.7pF	EMI issues	EMI
		12	22	Add SB power delay circuit	ATI power issues	EE
		13	25	Change R631 to 22 ohm, R636 to 10 ohm, C654 to 10pF and C667 to 4.7pF	EMI issues	EMI
		14	27	Add R485 0 ohm	Cable detect setting issues	SW
		15	27	Change R462 to 22 ohm and C527 to 4.7pF	EMI issues	EMI
		16	28	Change R383 to 0 ohm and L45 to Dummy	EMI issues	EMI
		17	30	Add R754 10K ohm	Cable detect setting issues	SW
		18	31	Change R308,309 to 470 ohm	Battery life issues	EE
		19	32	Add +1.5V_RUN_WLAN switching circuit	Power switch issues	EE
		20	33	Change R18,19 and C9 to Dummy	Pen detect setting issues	SW
		21	34	Add C793,794,795,796 EMI Capacitor Pad and D15,23,26 EMI Diode	EMI issues	EMI
		22	35	Add R762 0 ohm	RF noise issues	RF
		23	35	Change Net AC_OFF ti pull down	AC_OFF setting issues	EE, SW
		24	35	Change R223 to 22 ohm and C321 to 10pF	EMI issues	EMI
		25	36	Change Board ID to X02	Board ID setting issues	SW
		26	36	Add R763 0 ohm	RF noise issues	RF
		27	37	Change R302,303 and 304 to 470 ohm	Battery life issues	EE
		28	37	Change R682 to 0 ohm	Cable detect setting issues	SW
		29	38	Add C779,782 and 786 0.1uF	RF noise issues	RF
		30	39	Add C511,785 and 787 0.1uF	RF noise issues	RF
		31	40	Change L66 part to SIL104R	Charge issues	POWER
		32	40	Add C788 to 0.1uF	RF noise issues	RF
		33	40	Add ACAV_IN detect circuit	ACAV_IN setting issues	SW
		34	42	Change C297 to 390pF, R203 to 24.3K ohm, R192 to 442K ohm, R175 to 237K ohm and C233 to 33pF	CPU power issues	POWER
		35	42	Add C777,791 0.1uF, C22,379,778,792 2200pF and R25 1 ohm	RF noise issues	RF
		36	43	Change C77,79 to 1000pF and Add C784 0.1uF	RF noise issues	RF
		37	43	Add L67,68 30 ohm Bead	RF noise issues	RF
		38	45	Change C513,532 to 1000pF and Add C780,789 1000pF, R755,756 1.2 ohm	RF noise issues	RF
		39	46	Add L69 60 ohm	RF noise issues	RF
		40	46	Change C451,466 to 1000pF and Add C781,790 1000pF, R757,758 1 ohm	RF noise issues	RF
		41				
		42				
		43				
		44				
		45				
		46				
		47				
		48				

		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		<b>HISTORY2</b>	
Size	Document Number	Sheet	Rev
Custom		1	-1
Date: Friday, August 03, 2007		53	of 53
		<b>Parker</b>	