


VM9/VM8 Block Diagram

VER : 1A



QUANTA COMPUTER

Title: Schematic Block Diagram

Size	Document Number VM9/VM8	Rev 1A
Date: Friday, July 18, 2008	Sheet 1	of 53

Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18	HDMI
23	LCD Conn. & SSP
24	CRT Conn
25	SATA Conn
26-27	CARD READER/Conn & 1394
28	Express Card & Smart Card
29-30	Mini Card
31	SIO (ITE8512)
32	FLASH/RTC
33	USB
35	TP / KEYBOARD
36	SWITCH /LED
37	FAN & Thermal
38-39	Audio CODEC(ALC888)/Phone Jack
40-41	LOM / Switch
44	System Reset Circuit
46	Battery Selector & Charger
48	1.05VCCP / 1.5VRUJN
49	DDR2_1.8VSUS, 0.9V
51	CPU_ISL6266(2phase)
52	MAX8744 (+5.5V,+3.3V)
53	RUN Power Switch
54	DCIN,Batt
55	PAD& SCREW
56	EMI CAP
57	SMBUS BLOCK
58	Power Block Dianram


Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,46,48,49,51,52,56	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0-S5
+3.3V_ALW	+3.3V	3,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0-S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54,56	LCD/CHARGE POWER	ALWON	S0-S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,26,30,37,38,43,48,49,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,53	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	18,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,56	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.25V_RUN	+1.25V	6,9,14,49,53	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,48,56	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,51,56	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDCC_EN#	
+PBATT	+10V~+17V		MAIN BATTERY	CHG_PBATT	
+SBATT	+10V~+17V		SECOND BATTERY	CHG_SBATT	


GND PLANE	PAGE	DESCRIPTION
⏚ 8731AGND	46	
⏚ AGND_0.9V	49	
⏚ AGND_DC/DC	52	
⏚ AGND_DC2	48	
⏚ AGND_DDR	49	
⏚ AGND_ISL6260	51	
⏚ GND	ALL	



Title			Index & Power Status
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Tuesday, May 27, 2008	Sheet	2 of 53





- For EA test use**
- ET11 1 H_DSTBN#0
 - ET17 1 H_DSTBP#2
 - ET16 1 H_D#41
 - ET22 1 H_DSTBN#3
 - ET21 1 H_DSTBP#3
 - ET20 1 H_D#50
 - ET19 1 H_D#58





- For EA test use**
- ET5 1 H_ADSTB#0
 - ET12 1 H_A#14
 - ET1 1 H_A#16
 - ET4 1 H_ADSTB#1
 - ET6 1 H_A#21
 - ET7 1 H_A#26

Populate ITP700Flex for bringup




Layout Note:
Place R74, R26,
R19, R23, R16,
, R17 close to CPU



Place C close to the CPU_TEST4 pin. Make sure CPU_TEST4 routing is reference to GND and away from other noisy signal.

For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.







FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0



Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.

Signal	ITP disable guidelines		
TDI	Resistor Value	Connect To	Resistor Placement
TMS	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TRST#	39 ohm +/- 5%	VTT	Within 2.0" of the ITP
TCK	680 ohm +/- 5%	GND	Within 2.0" of the ITP
TDO	0@enhm +/- 5%	GND	Within 2.0" of the ITP
ITP_EN	R268 Depop	VTT	Within 2.0" of the ITP
		+3VRUN	Close to CK410M Pin8







QUANTA COMPUTER

Title: Merom Processor (POWER)

Size: Document Number VM9/VM8 Rev: 1A

Date: Friday, May 30, 2008 Sheet: 4 of 53




- For EA test use
- ET10 1 H_DSTBP#0
 - ET2 1 H_D#7
 - ET14 1 H_DSTBN#1
 - ET9 1 H_DSTBP#1
 - ET8 1 H_D#29
 - ET13 1 H_D#21
 - ET3 1 H_D#21
 - ET18 1 H_D#32

QUANTA COMPUTER




Title: Crestline (HOST)

Size	Document Number VM9/VM8	Rev	1A
Date:	Monday, June 02, 2008	Sheet	5 of 53



Santa Rosa Platform M0W Wv15
For 4Gb DRAM support,
change Pin-BJ29 to DDR_A_Ma14,
change Pin-BE24 to DDR_B_Ma14.

Layout Note:
Location of all MCH_CFG strap
resistors needs to be close to
minimize stub.



CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIe1 is operational (defaults) High=SDVO and PCIe1 are operating simultaneously via PEG port
SDVO_CRTL_DATA	SDVO Present..	Low=No SDVO Device Present (default) High=SDVO Device Present

QUANTA COMPUTER

Title: Crestline (VGA,DMI)


Size: Document Number VMS/VMB

Rev: 1A

Date: Thursday, June 12, 2008

Sheet: 6 of 53

15 DDR_A_D[0..63]




DDR SYSTEM MEMORY A

LE82GM965-SLA5T-MM#891181

- 76: For EA test use
- ET42 1 DDR A CAS#
 - ET37 1 DDR A RAS#
 - ET31 1 DDR A WE#
 - ET39 1 DDR CS0 DIMMA#
 - ET44 1 DDR A MA0
 - ET32 1 DDR A MA13
 - ET28 1 DDR A DQS0
 - ET27 1 DDR A DQS#0
 - ET23 1 DDR A D55
 - ET28 1 DDR A D22
 - ET40 1 DDR A D22
- DDR_CS0_DIMMA# 6,15,16

15 DDR_B_D[0..63]



DDR SYSTEM MEMORY B

LE82GM965-SLA5T-MM#891181


- 76: For EA test use
- ET36 1 DDR B CAS#
 - ET37 1 DDR B RAS#
 - ET33 1 DDR B WE#
 - ET38 1 DDR CS3 DIMMB#
 - ET35 1 DDR B MA11
 - ET41 1 DDR B MA1
 - ET24 1 DDR B DQS0
 - ET25 1 DDR B DQS#0
 - ET30 1 DDR B D8
 - ET34 1 DDR B D41
 - ET43 1 DDR B D41
- DDR_CS3_DIMMB# 6,15,16

QUANTA COMPUTER

Title: Crestline (DDR2)

Size	Document Number VM9/VM8	Rev	1A
------	-------------------------	-----	----












Date: Friday, May 30, 2008 Sheet 7 of 53





QUANTA COMPUTER

Title: Crestline (VCC,NCTF)

Size	Document Number VM9/VM8	Rev	1A
Date:	Tuesday, May 27, 2008	Sheet	8 of 53



Title		Crestline (POWER)	
Size	Document Number	Sheet	Rev
	VMS/VMS	9	1A
Date:	Monday, June 02, 2008	Sheet	9 of 53






QUANTA COMPUTER


Title: Crestline (VSS)

Size	Document Number VM9/VM8	Rev 1A
------	-------------------------	--------




Date: Tuesday, May 27, 2008 Sheet 10 of 53




ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)





ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)



Place all series terms close to ICH8 except for SDIN input lines, which should be close to source.




Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.



Place within 500mils of ICH8 ball

XOR Chain Entrance Strap		
ICH_RSVD	HDA_SDOU1	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIe port config bit 1





QUANTA COMPUTER

Title: ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)

Size: Document Number VM9/VM8 Rev 1A







Date: Thursday, June 12, 2008 Sheet 11 of 53

Place TX DC blocking caps close ICH8.




76






	GNT0#	SPI_CS1#
LPC	11	No stuff
PCI	10	No stuff
SPI	01	Stuff



- Side pair Top / left
- Side pair bottom / right
- Pair 1 top / left
- Pair 1 bottom / right
- Camera
- Mini Card (WWAN)
- Bluetooth
- Express Card
- Mini Card (WLAN)
- Biometric







Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.









A16 away override strap.

SB_NB_PCIE_RST# Low = A16 swap override enabled. High = Default.








Title: ICH8-M (USB,DMI,PCIE,PCI)

Size	Document Number VMS/VMS	Rev	1A
Date:	Friday, May 30, 2008	Sheet	12 of 53



Non-iAMT



QUANTA COMPUTER


Title: ICH8-M (PM,GPIO,SMB,CL)

Size: Document Number VM9/VMB

Date: Saturday, June 21, 2008

Sheet: 13 of 53

Rev: 1A



Pin	Signal	Signal	Signal
A23	VSS[001]	VSS[099]	K7
A5	VSS[002]	VSS[100]	L1
AA2	VSS[003]	VSS[101]	L13
AA7	VSS[004]	VSS[102]	L15
A25	VSS[005]	VSS[103]	L26
AB1	VSS[006]	VSS[104]	L27
AB24	VSS[007]	VSS[105]	L4
AC11	VSS[008]	VSS[106]	M12
AC14	VSS[009]	VSS[107]	M13
AC25	VSS[010]	VSS[108]	M14
AC26	VSS[011]	VSS[109]	M15
AC27	VSS[012]	VSS[110]	M16
AD17	VSS[013]	VSS[111]	M17
AD20	VSS[014]	VSS[112]	M23
AD28	VSS[015]	VSS[113]	M28
AD29	VSS[016]	VSS[114]	M29
AD33	VSS[017]	VSS[115]	M3
AD4	VSS[018]	VSS[116]	N1
AD6	VSS[019]	VSS[117]	N11
AE1	VSS[020]	VSS[118]	N12
AE12	VSS[021]	VSS[119]	N13
AE2	VSS[022]	VSS[120]	N14
AE22	VSS[023]	VSS[121]	N15
AD1	VSS[024]	VSS[122]	N16
AE25	VSS[025]	VSS[123]	N17
AE6	VSS[026]	VSS[124]	N18
AE9	VSS[028]	VSS[126]	N26
AF14	VSS[029]	VSS[127]	N27
AF16	VSS[030]	VSS[128]	N4
AF3	VSS[031]	VSS[129]	N5
AF4	VSS[033]	VSS[131]	N6
AG5	VSS[034]	VSS[132]	P12
AG6	VSS[035]	VSS[133]	P13
AH10	VSS[038]	VSS[134]	P14
AH13	VSS[037]	VSS[135]	P16
AH16	VSS[038]	VSS[136]	P17
AH19	VSS[039]	VSS[137]	P23
AH2	VSS[040]	VSS[138]	P28
AF28	VSS[041]	VSS[139]	P29
AH22	VSS[042]	VSS[140]	R11
AH24	VSS[043]	VSS[141]	R12
AH3	VSS[044]	VSS[142]	R13
AH4	VSS[046]	VSS[144]	R14
AH8	VSS[047]	VSS[145]	R15
AJ1	VSS[048]	VSS[146]	R16
B11	VSS[049]	VSS[147]	R17
B14	VSS[050]	VSS[148]	R28
B17	VSS[051]	VSS[149]	R4
B2	VSS[052]	VSS[150]	T12
B20	VSS[053]	VSS[151]	T13
B22	VSS[054]	VSS[152]	T14
B8	VSS[055]	VSS[153]	T15
B8	VSS[056]	VSS[154]	T16
C27	VSS[057]	VSS[155]	T17
C6	VSS[058]	VSS[156]	T2
D12	VSS[060]	VSS[158]	T12
D15	VSS[061]	VSS[159]	T13
D18	VSS[062]	VSS[160]	T14
D2	VSS[063]	VSS[161]	T15
D4	VSS[064]	VSS[162]	T16
E21	VSS[065]	VSS[163]	T17
E24	VSS[066]	VSS[164]	T2
E4	VSS[067]	VSS[165]	T12
E9	VSS[068]	VSS[166]	T13
E23	VSS[069]	VSS[167]	T14
F15	VSS[070]	VSS[168]	T15
F28	VSS[071]	VSS[169]	T16
F29	VSS[072]	VSS[170]	T17
F7	VSS[073]	VSS[171]	U3
G1	VSS[074]	VSS[172]	U6
G2	VSS[075]	VSS[173]	U7
G10	VSS[078]	VSS[174]	W26
G13	VSS[077]	VSS[175]	W27
G19	VSS[078]	VSS[176]	Y28
G23	VSS[079]	VSS[177]	Y29
G25	VSS[080]	VSS[178]	Y4
G26	VSS[081]	VSS[179]	Y4
G27	VSS[082]	VSS[180]	Y4
H25	VSS[083]	VSS[181]	Y4
H28	VSS[084]	VSS[182]	Y4
H3	VSS[085]	VSS[183]	Y4
H6	VSS[086]	VSS[184]	Y4
I1	VSS[087]	VSS[187]	Y4
J25	VSS[088]	VSS[188]	Y4
J26	VSS[090]	VSS[190]	Y4
J27	VSS[091]	VSS[191]	Y4
J4	VSS[092]	VSS[192]	Y4
K23	VSS[093]	VSS[193]	Y4
K28	VSS[095]	VSS[195]	Y4
K29	VSS[096]	VSS[196]	Y4
K3	VSS[097]	VSS[197]	Y4
K6	VSS[098]	VSS[198]	Y4
NH82801HBM-SLASQ-MM#888654			

QUANTA COMPUTER

Title: ICH8-M (POWER,GND)


Size: Document Number VMB9/VMB

Date: Tuesday, June 17, 2008

Sheet 14 of 53

Rev 1A



A is required to route to Top SoDIMM for AMT to function. Ch.A SODIMM needs to be populated for Intel AMT support.



QUANTA COMPUTER

Title: DDR2 SO-DIMM (200P) X 2

Size	Document Number V19/V18	Rev	1A
Date:	Friday, May 30, 2008	Sheet	15 of 53









QUANTA COMPUTER




Title: DDR2 RES ARRAY

Size	Document Number VM9/VM8	Rev	1A
Date:	Friday, May 30, 2008	Sheet	16 of 53

Add capacitor pads for improving WWAN.



Silego need pull up but other?



R185 POP: For Internal pull-low.
R439 POP: For internal pull-high.

	FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33	
0	0	1	133	100	33	
0	1	1	166	100	33	
0	1	0	200	100	33	
0	0	0	266	100	33	
1	0	0	333	100	33	
1	1	0	400	100	33	
1	1	1	RSVD	100	33	


27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GFRX down	SRCT0	SRCC0	27Mout	27MSSout

QUANTA COMPUTER


Title: CLOCK GENERATOR

Size: Document Number VM9/VM8 Rev: 1A




Date: Friday, May 30, 2008 Sheet: 17 of 53



Support the new imbedded diagnostics.




Adres : A9H -- Contrast
AAH -- Backlight



QUANTA COMPUTER

Title: LCD CONN & CK-SSCD

Size	Document Number VM9/VM8	Rev 1A
Date:	Thursday, June 12, 2008	Sheet 18 of 53






Layout Note:
Setting R,G,B treac
impedance to 50 ohm.

Place near
U1,U3 < 200
mil



Place near JVGA1 connector <
200 mil

QUANTA COMPUTER			
			Title CRT&TV CONN
Size	Document Number VM9/VM8	Rev	1A
Date:	Friday, May 30, 2008	Sheet	19 of 53





3 IN 1 CARD READER (SD/MMC/SPIO)



**QUANTA
COMPUTER**


File: IEEE 1394

Size: Document Number VMS/VMB


Date: Monday, June 23, 2008

Sheet: 21 of 53

Rev: 1A



		QUANTA COMPUTER	
		Title ExpressCard/SmartCard	
Size	Document Number VM9/VM8	Rev 1A	
Date: Tuesday, June 17, 2008		Sheet	22 of 53



Place R163, C531 close to U11


Board ID Straps

CHIP_ID
1: Santa Rosa
0: Dimondville


BID0	BID1	VM8x/VM9x
0	0	SSI (X00)
0	1	PT (X01)
1	0	ST (X02)
1	1	OT (A00)
0	0	(A01)
0	1	





16Mbit (2M Byte), SPI





RTC BATTERY




 QUANTA COMPUTER		Title	
		Ultra I/O Controller ECE5028	
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Friday, May 30, 2008	Sheet	24 of 53








Place the debug connector on HDD area




Title			Debug Port (Mini PCI)
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Saturday, July 19, 2008	Sheet	25 of 53



MiniCard WLAN connector




Bluetooth





Title: MDC CONN.		
Size: VM9/VM8	Document Number: VM9/VM8	Rev: 1A
Date: Tuesday, June 17, 2008	Sheet: 26	of 53


External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently



Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.






Place ESD diodes as close as possible to USB connector.






Title SERIAL PORT & USB		
Size	Document Number VM9/VM8	Rev 1A
Date:	Friday, May 30, 2008	Sheet 27 of 53


SATA HDD Connector.





SATA ODD Connector.



Title			SATA (HDD&CD_ROM)
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Tuesday, June 17, 2008	Sheet	28 of 53



KEYBOARD CONNECTOR






100P CAPS CLOSE TO JKB1

QUANTA COMPUTER


Title: TOUCH PAD, BULE TOOTH & FIR

Size	Document Number VM9/VM8	Rev 1A
Date:	Tuesday, June 17, 2008	Sheet 29 of 53


Keyboard LED




HDD activity LED.




Battery in charging




Dash board connector




WLAN




Power & Suspend.





Power Switch





LID Switch





Battery fault



Title SWITCH, KEYBOARD & LED		
Size	Document Number VM9/VM8	Rev 1A
Date:	Tuesday, June 10, 2008	Sheet 30 of 53



C527, C525 should close to thermal IC




Title FAN & THERMAL

Size Document Number VM9/VM8

Date: Friday, May 30, 2008

Sheet 31 of 53

Rev 1A



GAIN0	GAIN1	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

Put R336, C269 close to U15 pin 6, reserve for EMI

GAIN	GPIO1	GPIO2
0dB	10K	10K
-6dB	omit	omit
-12dB	10K	omit
-18dB	omit	10K


QUANTA COMPUTER

Title: _____

Size: _____ Document Number: VM9/VM8 Rev: 1A

Date: Tuesday, June 17, 2008 Sheet: 32 of 53

Revision History		
REV	Description	Date
0	Initial Release	April 26, 2005
4		




**QUANTA
COMPUTER**


Title: _____

Size	Document Number	Rev
	VM9/VM8	1A



Date: Friday, May 30, 2008 Sheet 33 of 53



Note 1: The Trace length between L210 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L210 must be within 0.5cm. Refer to Layout guide for more detail.



LED0	Tx/Rx Action
LED1/EESK	LINK100
LED2/EEDI	LINK10







QUANTA COMPUTER

Title: LAN

Size: VM9/VM8 Document Number: VM9/VM8 Rev: 1A

Date: Saturday, July 19, 2008 Sheet: 34 of 53



Title			System Reset Circuit
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Friday, July 25, 2008	Sheet	35 of 53




TABLE 1


ADAPTER (W)	TRIP CURRENT (A)
65	3.17
90	4.43
130	6.43
150	7.43
200	9.75
230	11.26 (see note3)

QUANTA COMPUTER

Title: Charger (SL88731)

Size: VM9/VM8	Document Number: VM9/VM8	Rev: 1A
---------------	--------------------------	---------

Date: Tuesday, June 17, 2008 Sheet 36 of 53




QUANTA COMPUTER

Title: 1.05_VCCP & 1.5V_RUN

Size: Document Number VMS/VMB Rev 1A

Date: Thursday, June 12, 2008 Sheet 37 of 53



(Note 1) Current Limiting Setting :
 $R_{trip}(Kohm) = 100 * (I_{ocp} - 0.5 * I_{trip}) * R_{ds(on)}$


UMA Max current (TDC) -> 8.987A
 OCP -> 12.83A
 Freq = 400KHZ

Max current (TDC) -> 0.9A

$$V_{out} = 0.8 * (1 + R1/R2) = 1.25V$$

QUANTA COMPUTER


Title		1.8VSUS & 0.9VTT (TPS51116)
Size	Document Number	Rev
	VM9/VM8	1A
Date:	Tuesday, June 10, 2008	Sheet 38 of 53



DC/DC +3V_ALW/+5V_SUS/+5V_ALW /+15V_ALW

Place these CAPs close to FETs






Place these CAPs close to FETs




Pop for MAX17020




Title		
3VALW,5V,3V, Power On		
Size	Document Number	Rev
	VMS/VMS	1A
Date:	Saturday, June 21, 2008	Sheet 40 of 53




Title			Rev
RUN POWER SW			1A
Size	Document Number		
	VM9/VM8		
Date:	Tuesday, June 10, 2008	Sheet	41 of 53




Title DCIN,BATT CONNECTOR		
Size VM9/VM8	Document Number VM9/VM8	Rev 1A
Date: Tuesday, June 17, 2008	Sheet 42 of 53	




		QUANTA COMPUTER
Title: SCREW PAD		
Size	Document Number VM9/VM8	Rev 1A
Date:	Monday, June 23, 2008	Sheet 43 of 53

Reserved for EMI.

Stitching caps for PCI bus.



40
Stitching caps for PCI EMC.



Title
EMI CAP

Size
Document Number
VM9/VM8


Rev
1A

Date: Tuesday, May 27, 2008

Sheet 44 of 53


ICH8-M


**SIO
ITE8512**



**QUANTA
COMPUTER**

Title		SMBUS BLOCK	
Size	Document Number	Rev	
	VM9/VMB	1A	
Date:	Tuesday, May 27, 2008	Sheet	45 of 53



		File	Schematic Block Diagram1
		Size	Document Number VMB/VMB
Date:	Tuesday, May 27, 2008	Sheet	46 of 53
		Rev	1A