

# DJ1 Montevina UMA Schematics Document

## uFCPGA Mobile Penryn


### Intel GM45+ICH9M

**2010-02-10**

**REV : A00**


*DY : Nopop Component*

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Cover Page</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 1 of 88

# DJ1 Montevina UMA Block Diagram

Project code : 91.4EK01.001  
 PCB P/N : 48.4EK06.0SA  
 Revision : 09275-SA



CPU DC/DC TPS51620 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP
SYSTEM DC/DC TPS51125 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC TPS51116 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
MAXIM CHARGER BQ24745	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

DJ1


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
---------	---	-------------------

Date: Wednesday, February 24, 2010 Sheet 2 of 88

# DJ1 Montevina UMA Power Block Diagram



## Power Shape

Regulator

LDO

Switch


DJ1

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size: A3	Document Number: <b>DJ1 Montevina UMA</b>	Rev: <b>A00</b>
Date: Wednesday, February 24, 2010	Sheet: 3 of 88	


# ICH SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



DJ1

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.2.3

Signal	Usage/When Sampled	Comment															
HDA_SDOUT	XOR Chain Entrance / PCI Express* Port Config 1 bit 1 (Port 1-4), Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit 1 of RPC.PC (Chipset Config Registers: Offset 224h). This signal has a weak internal pull-down.															
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4), Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit 0 of RPC.PC (Chipset Config Registers: Offset 224h)															
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6), Rising Edge of PWROK	This signal has a weak internal pull-up. Sets bit 2 of RPC.PC2 (Chipset Config Registers: Offset 0224h) when sampled low.															
GPIO20	Reserved, Rising Edge of PWROK	This signal has a weak internal pull-down. NOTE: This signal should not be pulled high															
GNT1# / GPIO51	ESI Strap (Server Only), Rising Edge of PWROK.	Tying this strap low configures DMI for ESIncompatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.															
GNT3# / GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: this indicates that the system is strapped to the "top-block swap" mode (IntelR ICH9 inverts A16 for all cycles targeting BIOS space). The status of this strap is readable via the Top Swap bit (Chipset Config Registers: Offset 3414h; bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.															
GNT0#	Boot BIOS Destination Selection 1, Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h; bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  <table border="1"> <tr> <td>Bit11 (GNT0#)</td> <td>Bit 10 (SPI_CS1#)</td> <td>Boot BIOS Destination</td> </tr> <tr> <td>0</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC</td> </tr> <tr> <td>0</td> <td>0</td> <td>Reserved</td> </tr> </table>	Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination	0	1	SPI	1	0	PCI	1	1	LPC	0	0	Reserved
Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination															
0	1	SPI															
1	0	PCI															
1	1	LPC															
0	0	Reserved															
SPI_CS1# / GPIO58	Boot BIOS Destination Selection 0, Rising Edge of CLPWROK	Controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h; bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap.  <table border="1"> <tr> <td>Bit11 (GNT0#)</td> <td>Bit 10 (SPI_CS1#)</td> <td>Boot BIOS Destination</td> </tr> <tr> <td>0</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC</td> </tr> <tr> <td>0</td> <td>0</td> <td>Reserved</td> </tr> </table>	Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination	0	1	SPI	1	0	PCI	1	1	LPC	0	0	Reserved
Bit11 (GNT0#)	Bit 10 (SPI_CS1#)	Boot BIOS Destination															
0	1	SPI															
1	0	PCI															
1	1	LPC															
0	0	Reserved															
SATALED#	PCI Express Lane Reversal (Lanes 1-4), Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28; Function 0; Offset D8)															
SPKR	No Reboot, Rising Edge of PWROK.	Sampled high: this indicates that the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status of this strap is readable via the NO REBOOT bit (Chipset Config Registers: Offset 3410h; bit 5).															
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.															
GPIO33 / HDA_DOCK_EN#	Flash Descriptor Security Override Strap. (Mobile Only) Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. Sampled high: the security measures will be in effect. This strap should only be enabled in manufacturing environments.															
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be high for mobile applications.															
SPI_MOSI (Mobile Only)	Integrated TPM Enable. Rising Edge of CLPWROK.	Sampled low: the Integrated TPM will be disabled. Sampled high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enabled. NOTE: This signal is required to be floating or pulled low for desktop applications.															

# ICH9 Integrated pull-up and pull-down Resistors

ICH9 EDS 642879 Rev.2.3

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 10K
DPRS1PVR/GPIO16	PULL-DOWN 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT0#, GNT[3:1]# / GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LAD[3:0]# / FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ0	PULL-UP 20K
LDRQ1 / GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1# / GPIO58 (Desktop Only) / CLGPIO6 (Digital Office Only)	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH[3:0]	PULL-UP 20K
TP3	PULL-UP 20K
USB[11:0] [P,N]	PULL-DOWN 15K

## PCIE Routing

LANE1	
LANE2	MiniCard WLAN
LANE3	LAN

## USB Table

USB Pair	Device
0	USB0 (I/O Board)
1	USB1 (I/O Board 17")
2	USB2
3	USB3
4	BLUETOOTH
5	RESERVED
6	WLAN
7	RESERVED
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 355648 Rev.2.3

Pin Name	Strap Description	Configuration
CFG2:0	FSB Frequency	000 = FSB1066 010 = FSB800 011 = FSB667 Others = Reserved
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2). 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes, 15->0, 14->1 etc. 1 = Normal operation (default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG12	ALLZ	0 = ALLZ mode enabled (Note 3) 1 = Disable (Default)
CFG13	XOR	0 = XOR mode enabled (Note 3) 1 = Disable (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/HDMI) Concurrent with PCIe	0 = Only digital DisplayPort (SDVO/DP/HDMI) or PCIe is operational (default) 1 = Digital DisplayPort (SDVO/DP/HDMI) and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA (Note4)	SDVO Present	0 = No SDVO/HDMI/DP interface disabled (default) 1 = SDVO/HDMI/DP interface enabled
_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled
DDPC_CTRLDATA (Note4)	Digital Display Present	0 = Digital display (HDMI/DP) device absent (default) 1 = Digital display (HDMI/DP) Device Present
CFG4:3 CFG8 CFG11 CFG14 CFG15 CFG17 CFG18	Reserved	





NOTE:

- All strap signals are sampled with respect to the leading edge of the GMCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG66.
- Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.
- DDPC\_CTRL\_DATA & SDVO\_CTRL\_DATA straps should both be high to enable Display Port.


DJ1

		
Title <b>Table of Content</b>		
Size Custom	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 6	of 88

# SSID = CLOCK



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M



27_SEL	PIN20/21	PIN24/25
0	96M	100M
1	100M	27M

DJ1


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP513VTR**

Size: Custom Document Number: **DJ1 Montevina UMA** Rev: **A00**

Date: Friday, February 26, 2010 Sheet 7 of 88

# SSID = CPU



H\_THERMDA, H\_THERMDC routing together,  
Trace width / Spacing = 10 / 10 mil

H\_THRMTRIP# should connect to  
ICH9 and MCH without T-ing.

Layout notes  
Z= 55 Ohm 0.5" MAX for CPU\_GTLREF0

Layout Note:  
Comp0, 2 connect with Zo=27.4 ohm, make  
trace length shorter than 0.5".  
Comp1, 3 connect with Zo=55 ohm, make  
trace length shorter than 0.5".

DJ1

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU-FSB(1/2)**

Size	Document Number	Rev
Custom	<b>DJ1 Montevina UMA</b>	<b>A00</b>

Date: Friday, February 26, 2010 Sheet 8 of 88



# SSID = CPU



DJ1





**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU-Power(2/2)**

Size: Custom | Document Number: **DJ1 Montevina UMA** | Rev: **A00**

Date: Friday, February 26, 2010 | Sheet: 9 of 88

**SSID = MCH**



DJ1

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-Host(1/6)**











Size: Custom Document Number: **DJ1 Montevina UMA** Rev: **A00**

Date: Friday, February 26, 2010 Sheet 10 of 88

# SSID = MCH

\* is current setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	ITPM enable	ITPM disable *
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality *
CFG 9	PCIE GFX lane reversed	PCIE GFX lane numbered in order *
CFG 10	PCIE loopback enable	PCIE loopback disable *
CFG 12	ALLZ mode enable	ALLZ mode disable *
CFG 13	XOR mode enable	XOR mode disable *
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable *
CFG 19	Normal operation *	Reverse DMI lanes
CFG 20	Only PCIE or SDVO is operational *	PCIE and SDVO are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO interface disable *	SDVO interface enable
L_DDC_DATA	LFP disable *	LFP card present
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled *	SDVO/iHDMI/DP interface enabled



DJ1

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-DMI/CFG(2/6)**

Size: Customer Document Number **DJ1 Montevina UMA** Rev **A00**

Date: Friday, February 26, 2010 Sheet 11 of 88

SSID = MCH

18 M\_A\_DQ[63..0] <<< M\_A\_DQ[63..0]

M A D00	AJ38	SA_DQ_0
M A D01	AJ41	SA_DQ_1
M A D02	AN38	SA_DQ_2
M A D03	AM38	SA_DQ_3
M A D04	AJ36	SA_DQ_4
M A D05	AJ40	SA_DQ_5
M A D06	AM44	SA_DQ_6
M A D07	AM42	SA_DQ_7
M A D08	AN43	SA_DQ_8
M A D09	AN44	SA_DQ_9
M A D10	AU40	SA_DQ_10
M A D11	AT38	SA_DQ_11
M A D12	AN41	SA_DQ_12
M A D13	AN39	SA_DQ_13
M A D14	AJ44	SA_DQ_14
M A D15	AJ42	SA_DQ_15
M A D16	AV35	SA_DQ_16
M A D17	AY44	SA_DQ_17
M A D18	BA40	SA_DQ_18
M A D19	BD43	SA_DQ_19
M A D20	AV41	SA_DQ_20
M A D21	AY43	SA_DQ_21
M A D22	BB41	SA_DQ_22
M A D23	BC40	SA_DQ_23
M A D24	AY37	SA_DQ_24
M A D25	BD38	SA_DQ_25
M A D26	AV37	SA_DQ_26
M A D27	AT36	SA_DQ_27
M A D28	AY38	SA_DQ_28
M A D29	BB38	SA_DQ_29
M A D30	AV36	SA_DQ_30
M A D31	AW36	SA_DQ_31
M A D32	BD13	SA_DQ_32
M A D33	AU11	SA_DQ_33
M A D34	BC11	SA_DQ_34
M A D35	BA12	SA_DQ_35
M A D36	AU13	SA_DQ_36
M A D37	AV13	SA_DQ_37
M A D38	BD12	SA_DQ_38
M A D39	BC12	SA_DQ_39
M A D40	BB9	SA_DQ_40
M A D41	BA9	SA_DQ_41
M A D42	AU10	SA_DQ_42
M A D43	AV9	SA_DQ_43
M A D44	BA11	SA_DQ_44
M A D45	BD9	SA_DQ_45
M A D46	AY8	SA_DQ_46
M A D47	BA6	SA_DQ_47
M A D48	AV5	SA_DQ_48
M A D49	AV7	SA_DQ_49
M A D50	AT5	SA_DQ_50
M A D51	AN8	SA_DQ_51
M A D52	AU5	SA_DQ_52
M A D53	AU6	SA_DQ_53
M A D54	AT5	SA_DQ_54
M A D55	AN10	SA_DQ_55
M A D56	AM11	SA_DQ_56
M A D57	AM5	SA_DQ_57
M A D58	AJ9	SA_DQ_58
M A D59	AJ8	SA_DQ_59
M A D60	AN12	SA_DQ_60
M A D61	AM13	SA_DQ_61
M A D62	AJ11	SA_DQ_62
M A D63	AJ12	SA_DQ_63

DDR SYSTEM MEMORY A

CANTIGA-GM-GP-U-NF

BD21	M A BS0	18
BG18	M A BS1	18
AT25	M A BS2	18
BB20	M A_RAS#	18
BD20	M A_CAS#	18
AY20	M A_WE#	18
AM37	M A DM0	M A_DM[7..0] 18
AT41	M A DM1	
AY41	M A DM2	
AU39	M A DM3	
BB12	M A DM4	
AV6	M A DM5	
AT7	M A DM6	
AJ5	M A DM7	
AJ44	M A DQS0	M A_DQS[7..0] 18
AT44	M A DQS1	
BA43	M A DQS2	
BC37	M A DQS3	
AW12	M A DQS4	
BC8	M A DQS5	
AU8	M A DQS6	
AM7	M A DQS7	M A_DQS#[7..0] 18
AJ43	M A DQS#0	
AT43	M A DQS#1	
BA44	M A DQS#2	
BD37	M A DQS#3	
AY12	M A DQS#4	
BD8	M A DQS#5	
AU9	M A DQS#6	
AM8	M A DQS#7	
BA21	M A A0	M A_A[14..0] 18
BC24	M A A1	
BG24	M A A2	
BH24	M A A3	
BG25	M A A4	
BA24	M A A5	
BD24	M A A6	
BG27	M A A7	
BF25	M A A8	
AW24	M A A9	
BC21	M A A10	
BG26	M A A11	
BH26	M A A12	
BH17	M A A13	
AY25	M A A14	



19 M\_B\_DQ[63..0] <<< M\_B\_DQ[63..0]

M B D00	AK47	SB_DO_0
M B D01	AH46	SB_DO_1
M B D02	AP47	SB_DO_2
M B D03	AP46	SB_DO_3
M B D04	AJ46	SB_DO_4
M B D05	AJ48	SB_DO_5
M B D06	AM48	SB_DO_6
M B D07	AP48	SB_DO_7
M B D08	AU47	SB_DO_8
M B D09	AJ48	SB_DO_9
M B D10	BA48	SB_DO_10
M B D11	AY48	SB_DO_11
M B D12	AT47	SB_DO_12
M B D13	AR47	SB_DO_13
M B D14	BA47	SB_DO_14
M B D15	BC47	SB_DO_15
M B D16	BC46	SB_DO_16
M B D17	BC44	SB_DO_17
M B D18	BG43	SB_DO_18
M B D19	BF43	SB_DO_19
M B D20	BE45	SB_DO_20
M B D21	BC41	SB_DO_21
M B D22	BE40	SB_DO_22
M B D23	BF41	SB_DO_23
M B D24	BG38	SB_DO_24
M B D25	BF38	SB_DO_25
M B D26	BH35	SB_DO_26
M B D27	BG35	SB_DO_27
M B D28	BH40	SB_DO_28
M B D29	BG39	SB_DO_29
M B D30	BG34	SB_DO_30
M B D31	BH34	SB_DO_31
M B D32	BH14	SB_DO_32
M B D33	BG12	SB_DO_33
M B D34	BH11	SB_DO_34
M B D35	BG8	SB_DO_35
M B D36	BH12	SB_DO_36
M B D37	BE11	SB_DO_37
M B D38	BF8	SB_DO_38
M B D39	BG7	SB_DO_39
M B D40	BC5	SB_DO_40
M B D41	BC6	SB_DO_41
M B D42	AY3	SB_DO_42
M B D43	AV1	SB_DO_43
M B D44	BE6	SB_DO_44
M B D45	BF5	SB_DO_45
M B D46	BA1	SB_DO_46
M B D47	BD3	SB_DO_47
M B D48	AV2	SB_DO_48
M B D49	AU3	SB_DO_49
M B D50	AR3	SB_DO_50
M B D51	AN2	SB_DO_51
M B D52	AY2	SB_DO_52
M B D53	AV1	SB_DO_53
M B D54	AP3	SB_DO_54
M B D55	AR1	SB_DO_55
M B D56	AL1	SB_DO_56
M B D57	AL2	SB_DO_57
M B D58	AJ1	SB_DO_58
M B D59	AH1	SB_DO_59
M B D60	AM2	SB_DO_60
M B D61	AM3	SB_DO_61
M B D62	AH3	SB_DO_62
M B D63	AJ3	SB_DO_63

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF

BC16	M_B_BS0	19
BB17	M_B_BS1	19
BB33	M_B_BS2	19
AL17	M_B_RAS#	19
BG16	M_B_CAS#	19
BE14	M_B_WE#	19
AM47	M B DM0	M B_DM[7..0] 19
AY47	M B DM1	
BD40	M B DM2	
BF35	M B DM3	
BG11	M B DM4	
BA3	M B DM5	
AP1	M B DM6	
AK2	M B DM7	
AL47	M B DQS0	M B_DQS[7..0] 19
AV48	M B DQS1	
BG41	M B DQS2	
BG37	M B DQS3	
BH9	M B DQS4	
BB8	M B DQS5	
AU1	M B DQS6	M B_DQS#[7..0] 19
AN6	M B DQS7	
AL46	M B DQS#0	
AV47	M B DQS#1	
BH41	M B DQS#2	
BH37	M B DQS#3	
BG9	M B DQS#4	
BC2	M B DQS#5	
AT2	M B DQS#6	
AN5	M B DQS#7	
AV17	M B A0	M B_A[14..0] 19
BA25	M B A1	
BC25	M B A2	
AU25	M B A3	
AW25	M B A4	
BB28	M B A5	
AU28	M B A6	
AW28	M B A7	
AT33	M B A8	
BD33	M B A9	
BB16	M B A10	
AW33	M B A11	
AV33	M B A12	
BH15	M B A13	
AU33	M B A14	

DJ1




**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-DDR(3/6)**

Size: Custom Document Number: **DJ1 Montevina UMA** Rev: **A00**

Date: Friday, February 26, 2010 Sheet 12 of 88

SSID = MCH




+1.05V\_VCCP  
R1303  
490R2F-GP  
Place R1303 close to MCH within 500 mils.

CRT\_IREF routing Trace width use 20 mil.

+3.3V\_RUN  
R1303  
SRN2K2J-1-GP





**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


File: **Cantiga-Power/Filter(6/6)**

Size	Document Number	Rev
Custom	<b>DJ1 Montevina UMA</b>	<b>A00</b>

Date: Wednesday, February 24, 2010 Sheet 15 of 88

(Blanking)


DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 16 of 88




(Blanking)



DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 17 of 88







**Note:**  
 SO-DIMM SPD Address is 0x44  
 SO-DIMM TS Address is 0x34  
 SO-DIMM is placed farther from the Processor than SO-DIMMA




H = 9.2mm  
 DDR3-204P-40-GP-U  
 62.10017.N11

**SSID = ICH**



integrated VccSus1_05, VccSus1_5, VccCL1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable



DJ1

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-LAN/HDA/SATA/LPC(1/4)**

Size: Custom Document Number: **DJ1 Montevina UMA** Rev: **A00**

Date: Friday, February 26, 2010 Sheet 20 of 88








(Blanking)




(Blanking)

DJ1

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Reserved</b>					
Size	Document Number				Rev
Custom	<b>DJ1 Montevina UMA</b>				<b>A00</b>
Date:	Wednesday, February 24, 2010			Sheet	25 of 88


(Blanking)

DJ1

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Reserved</b>					
Size	Document Number				Rev
Custom	<b>DJ1 Montevina UMA</b>				<b>A00</b>
Date:	Wednesday, February 24, 2010			Sheet	26 of 88

(Blanking)

DJ1

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Reserved</b>					
Size	Document Number				Rev
Custom	<b>DJ1 Montevina UMA</b>				<b>A00</b>
Date: Wednesday, February 24, 2010			Sheet	27	of 88

(Blanking)

DJ1



Title		
<b>Reserved</b>		
Size	Document Number	Rev
Custom	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date:	Wednesday, February 24, 2010	Sheet 28 of 88






(Blanking)

DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 29	of 88

**SSID = AUDIO**




(Blanking)

DJ1






Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 31	of 88

**SSID = SDIO**



**Close to U301**



Do Not Stuff  
2010/01/05

DJ1

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader-RTS5138**

Size: Custom	Document Number: <b>DJ1 Montevina UMA</b>	Rev: <b>A00</b>
--------------	---	-----------------

Date: Friday, February 26, 2010 Sheet 32 of 88



(Blanking)

DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 33 of 88		1

(Blanking)


DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 34 of 88		1

(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>(Reserved)</b>		
Size	Document Number	Rev
	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 35	of 88

(Blanking)




DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 36 of 88		1




CAP close to VCC-GND pin pair

SSID = KBC



**Layout note:**

1. Connect KBC\_AGND and GND at one point
2. R3725 close to Pin 103 (AGND)



(Blanking)

DJ1




Title		<b>Reserved</b>	
Size	Document Number	Date	Rev
A3	<b>DJ1 Montevina UMA</b>	Wednesday, February 24, 2010	<b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 38	of 88




(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>DJ1 Montevina UMA</b>		<b>A00</b>
Date:	Wednesday, February 24, 2010	Sheet 40	of 88



# SSID = Reset.Suspend



DJ1



Title		
<b>Power On Logic</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Friday, February 26, 2010	Sheet 41 of	88



(Blanking)

DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 43 of 88		1

(Blanking)

DJ1




Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 44 of 88		1

(Blanking)

DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 45 of 88		1



Design Current = 7.6A  
11.95A <math>OCP < 14.12A</math>

Design Current = 7A  
11A <math>OCP < 13A</math>

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 2.2UH FDVE0630-2R2M-P3 TOKO 21mohm Isat =8.7Arms 68.2R21B.10A  
 O/P cap: 220U 6.3V PSLV0J22TM(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
 O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
 H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037  
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 2.2UH FDVE0630-2R2M-P3 TOKO 21mohm Isat =8.7Arms 68.2R21B.10A  
 O/P cap: 220U 6.3V TPLSLV0J22TM(15)12RE 15mohm 2.887Arms NEC\_TOKIN/77.C2271.31L  
 H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037  
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
GND	200kHz	265kHz	Operating Mode	OOA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDos, VCLK on and ready to turn on switcher channels	enable both LDos, VCLK off and ready to turn on switcher channels	disable all circuit

# SSID = CPU.Regulator



Thermal Design Current = 34A  
 PeakCurrent = 47A  
 OCP >57.8A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.36UH ETQP4LR36WFC Irat =24Arms PANASONIC 1.1mohm/ 68.R3610.20A  
 O/P cap: 330U 2V EEPFX0D331XE 6mOhm 3.0Arms Panasonic/79.33719.20L  
 H/S: SI7686DP/ POWERPAK-8/ 11mOhm/14mOhm @4.5Vgs/ 84.07686.037  
 L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
 NTC:TH11-3H103FT Mitsubishi 10Kohm /B-value 3370K / 69.60026.001  
 Freq=300KHz@PER PHASE

	GND	VREF	3.3V	V5FILT
TRIPSEL	15mV	20mV	25mV	30mV
OSRSEL	Minimum	Medium	Maximum	OFF
TONSEL	200KHz	300KHz	400KHz	500KHz
OVFSEL	ENABLE	DISABLE	N/A	N/A

DJ1


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File: **CPU VCORE POWER**

Size	Document Number	Rev
Custom	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Friday, February 26, 2010	Sheet 47 of 88	

(Blanking)


DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b><i>CPU VCORE POWER(2/2)</i></b>		
Size	Document Number	Rev
A3	<b><i>DJ1 Montevina UMA</i></b>	<b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 48 of 88



**SSID = PWR.Plane.Regulator\_1p05v**

# TPS51218 for +1.05V\_VCCP



**Frequency setting**  
 470K -->290KHz  
 200K -->340KHz  
 100K -->380KHz  
 39K -->430KHz

$$V_{out} = 0.704V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1uH FDUE1040D-1R0M=P3 TOKO DCR:2.35mohm Isat =17.9Arms 68.1R01B.10A  
 O/P cap: 220U 2V EEFCD0D221R 15mohm 2.7Arms PANASONIC/ 79.22719.20L  
 H/S: SI7686DP-T1-E3/11mohm/ 14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SIR460DP-T1-GE3-GP/4.5mOhm/6.1mohm@4.5Vgs/ 84.00460.037

DJ1


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 +1.05V VCCP**

Size	Document Number	Rev
Custom	<b>DJ1 Montevina UMA</b>	<b>A00</b>

Date: Friday, February 26, 2010 Sheet 49 of 88

**SSID = PWR.Plane.Regulator\_1p5v0p75v**



Design Current = 0.7A

Design Current = 9.82A  
15.43A < OCP < 18.24A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On (Hi-Z)
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UH FDVE1040-1R5M=P3 DCR:4.6mohm Isat =13.7Arms TOKO/ 68.1R51A.10G  
 O/P cap: 330U 2.5V EEFXC0E331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L  
 H/S: FDS8880 SO-8/9.6mohm/ 12mOhm@4.5Vgs/ 84.08880.037  
 L/S: FDS6676AS/ 5.9mOhm/7.25mohm@4.5Vgs/ 84.06676.A37  
 Switching freq-->400KHz

DJ1

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 +1.5V SUS**

Size: Custom Document Number: **DJ1 Montevina UMA** Rev: **A00**

Date: Friday, February 26, 2010 Sheet 50 of 88

(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>(Reserved)</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 51	of 88

(Blanking)

DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 52	of 88

(Blanking)


DJ1



Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 53 of 88		1

**SSID = VIDEO**


**LVDS CONNECTOR**



2010/01/05


**SSID = Inverter**

**INVERTER POWER**




**SSID = VIDEO**

**LCD POWER**



X01



**DELL Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**




Size A3 Document Number **DJ1 Montevina UMA** Rev **A00**

Date: Friday, February 26, 2010 Sheet 54 of 88

**SSID = VIDEO**

**Layout Note:**




- \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



- AFTP5501 1 +5V\_CRT\_RUN
- AFTP5508 1 DDC\_DATA\_CON
- AFTP5503 1 DDC\_CLK\_CON
- AFTP5506 1 CRT\_R
- AFTP5507 1 CRT\_G
- AFTP5504 1 CRT\_B


- TP5505 1 JVGA\_HS
  - TP5509 1 JVGA\_VS
- 2010/01/15**

**Hsync & Vsync level shift**



(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 10, 2010		Sheet 56 of 88




(Blanking)

DJ1




Title		<b>HDMI</b>	
Size	Document Number	Date	Rev
A3	<b>DJ1 Montevina UMA</b>	Wednesday, February 24, 2010	<b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 57	of 88

**SSID = User.Interface**






**ITP Connector**

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.



**SSID = Thermal**

**Fan Connector**




DJ1


<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>ITP/Fan Connector</b>			
Size	Document Number	Rev	
A3	<b>DJ1 Montevina UMA</b>	<b>A00</b>	
Date:	Friday, February 26, 2010	Sheet	58 of 88

SSID = SATA

# SATA HDD Connector



# ODD Connector




DJ1

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title <b>HDD/ODD</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Friday, February 26, 2010	Sheet 59	of 88

**SSID = AUDIO**


# Speaker Connector




# LINE OUT



# Internal Microphone



# MIC IN



DJ1

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Jack/Mic/Speaker**

Size: A3	Document Number: <b>DJ1 Montevina UMA</b>	Rev: <b>A00</b>
Date: Friday, February 26, 2010		Sheet 60 of 88

(Blanking)


DJ1



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 61 of 88		1


SSID = Flash.ROM

### SPI FLASH ROM (16M bits) for KBC



SSID = RBATT

### RTC Connector




DJ1





**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Flash/RTC</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Friday, February 26, 2010 Sheet 62 of 88		


### IO Board USB Power



### Right USB Power




### USB Socket



DJ1

(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 64 of 88



(Blanking)

DJ1




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 65 of 88


SSID = LED

### Power button LED


### Power LED



### Battery LED



### HDD LED




DJ1



Title <b>LED</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Friday, February 26, 2010	Sheet 66 of 88	


(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 67 of 88


SSID = KBC

### Internal Keyboard Connector




SSID = Touch.Pad


### TouchPad Connector



Hall switch



DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;"><b>Hall Sensor</b></p>	
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>	
Date: Friday, February 26, 2010	Sheet 69	of 88	

(Blanking)



DJ1



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 70 of 88	


**SSID = SDIO**

# SD/XD/MS Card Reader




2010/01/15

2010/01/15




+3.3V\_RUN\_CARD

CARD1



20.10109.001



2010/01/15

DJ1



Title		
<b>CARD Reader Connector</b>		
Size	Document Number	Rev
A3	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date:	Friday, February 26, 2010	Sheet 71 of 88

(Blanking)

DJ1





Title **RESERVED**

Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
------------	---	-------------------


Date: Wednesday, February 24, 2010 Sheet 72 of 88



**SSID = User.Interface**




DJ1

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev
		<b>A00</b>
<b>Bluetooth</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Date: Friday, February 26, 2010
Sheet 73 of 88		1


(Blanking)

DJ1


		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 74 of 88

(Blanking)


DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010	Sheet 75	of 88

**SSID = PWR.Support**



Close to IOBD Conn




DJ1



Title <b>IO Board Connector</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Friday, February 26, 2010	Sheet 76	of 88

(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 77 of 88


(Blanking)

DJ1





Title		
<b>Reserved</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 78 of 88		1

**SSID = Mechanical**




2nd 34.4H103.201



EMI Request

2010/01/07



DJ1



(Blanking)

DJ1




Title		
<b>(Reserved)</b>		
Size	Document Number	Rev
<b>A3</b>	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Wednesday, February 24, 2010		
Sheet 80 of 88		1



(Blanking)

DJI


		<b>Wistron Corporation</b> <small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>
Title		<b>(Reserved)</b>
Size	Document Number	Rev
<b>C</b>	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 81 of 88

(Blanking)

(Blanking)


(Blanking)

DJ1

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserved)</b>					
Size	Document Number				Rev
Custom	<b>DJ1 Montevina UMA</b>				<b>A00</b>
Date:	Wednesday, February 24, 2010			Sheet	84 of 88


(Blanking)

DJ1

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserved)</b>					
Size	Document Number				Rev
Custom	<b>DJ1 Montevina UMA</b>				<b>A00</b>
Date:	Wednesday, February 24, 2010			Sheet	85 of 88

(Blanking)

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>(Reserved)</b>		
Size A3	Document Number <b>DJ1 Montevina UMA</b>	Rev <b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 86 of 88

(Blanking)


DJ1



Title		
<b>(Reserved)</b>		
Size	Document Number	Rev
A3	<b>DJ1 Montevina UMA</b>	<b>A00</b>
Date: Wednesday, February 24, 2010		Sheet 87 of 88

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	20	2010/01/04	Wistron	R2018.R2019 to J accuracy	Change R2018 R2019 to 63.33434.1DL	X01
2	54	2010/01/04	Wistron	D4102 Change	D4102 change to 83.00054.Q81	X01
3	37	2010/01/04	Wistron	MB version chang to X01	Change R3722 pop,R3727 dummy.	X01
4	59	2009/01/06	Wistron	ME change ODD&RTC Conn	Change ODD Conn to 22.10300.811 Change RTC Conn to 62.70001.011	X01
5	79	2009/01/07	Wistron	EMI Request	Add EC7927 EC7928 EC7929 EC7936 EC7937 EC7938 EC7930 EC7931 EC7932 EC7933 EC7934 POP EC7913 EC7912 EC7925 EC7922 EC7926 PC4610 PC4615	X01
6	54 32 63	2010/01/07	Wistron	USB layout change	Del TR5401 TR3201 TR6301 TR6302 Change R5409 R5412 R3211 R3210 R6302 R6303 R6304 R6305 to 0ohm	X01
7	42	2010/01/07	Wistron	Change R4210 for POP noise	Change R4210 to 10K 63.10334.1DL	X01
8	60	2010/01/08	IDT	IDT Request change EMI CAP to 0.01u	EC6005 EC6006 change to 0.01u 78.10321.2FL	X01
9	63	2010/01/11	Wistron	USB power switch change	Change U6301 U6302 to 74.07534.079	X01
10	37	2010/01/12	Wistron	Prevent BIOS damage	POP U3702 74.00690.I7B	X01
11	37	2010/01/12	DELL	Add one capacitor for IPCC function	Add C3721 close KBC Pin AD_IA	X01
12	69	2010/01/14	Wistron	SMT issue	Change HSC1 layout symbol to Seiko 74.05711.07B	X01
13	47 49 50	2010/01/16	Wistron	Power team request	change PC4740 PC4741 PC4910 PC5020to 78.33124.2FL	X01
14	46	2010/01/18	Wistron	Power team request	DY PTC4603.change PTC5001 PTC4602	X01
15	37	2010/02/10	Wistron	U3702 reset timing is too long	DY U3702	A00
16	37	2010/02/10	Wistron	Change PCB version from X01 to A00	DY R3722 and R3728, stuff R3727 and R3723	A00
17	20 37 55	2010/02/24	Wistron	Change 0ohm to short pad.	Change R2014 R3725 R3748 R5505 R5506 R3012 R3014 R3018 RN5901 R6009 R6010	A00
18	37	2010/02/24	DELL	Add one FET for RCID function	Reserve Q3706	A00
19	69	2010/02/25	Wistron	Do not stuff R6902	Reserve R6902	A00

DJ1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Change History</b>			
Size A3	Document Number <b>DJ1 Montevina UMA</b>		Rev <b>A00</b>
Date: Thursday, February 25, 2010 Sheet 88 of 88			