

# Winery CALPELLA N11M-GE Schematics

**Mobile Arrandale**

**Intel Ibox Peak-M**

**2010-01-18**

**REV : X-build**

*DY : Nopop Component*

*UMA : Pop when schematic is UMA*

*DIS : Pop when schematic is DIS*

<Core Design>




Title		
<b>Cover Page</b>		
Size Custom	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>
Date: Monday, January 18, 2010		
Sheet 1 of		91







# PCH SMBus Block Diagram




# Switchable Graphic SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



## PCH Strapping

Calpella Schematic Checklist Rev.0\_7

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 k do not stuff resistor.
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b>
GNT0#, GNT1#/GPIO51	<b>Default (SPI):</b> Left both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)=</b> Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	<b>Default:</b> Do not pull low. <b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	<b>Enable iTPM:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable iTPM:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	<b>Low (0):</b> Flash Descriptor Security will be overridden. <b>High (1) :</b> Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

## PCIe Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card



## Processor Strapping

Calpella Schematic Checklist Rev.0\_7


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	<b>1:</b> Disabled - No Physical Display Port attached to Embedded DisplayPort. <b>0:</b> Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	<b>1:</b> Normal Operation. <b>0:</b> Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	<b>1:</b> Single PCI-Express Graphics <b>0:</b> Bifurcation enabled	1
CFG[7]	<b>Reserved - Temporarily used for early Clarksfield samples.</b>	<b>Clarksfield (only for early samples pre-ES1) -</b> Connect to GND with 3.01K Ohm/5% resistor <b>Note:</b> Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Table of Content</b>			
Size Custom	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>	
Date: Monday, January 18, 2010	Sheet 6	of	91



VGA_27M	R706	R710
SS	DY	Mount
NON-SS	Mount	DY



1st Silego 71.08585.003  
2nd ICS 71.93197.003

FSC	0	1
SPEED	133MHz (Default)	100MHz

<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP585**

Size	Document Number	Rev
	<b>Vostro Calpella</b>	<b>X01</b>

Date: Monday, January 18, 2010 Sheet 7 of 91



Calpella Platform Design Guide  
 Revision 1.6


2.4 Arrandale Graphics Disable Guideline

It applies to Arrandale and Clarksfield discrete graphic designs.



FDI\_TX#[7:0] and FDI\_TX#[7:0] can be left floating on the Arrandale. The GFX\_IMON, FDI\_FSYNC[0], FDI\_FSYNC[1], FDI\_LSYNC[0], FDI\_LSYNC[1], and FDI\_INT signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).

Reversal  
 1. PCI-Express Static Lane Reversal  
 (15 -> 0, 14 -> 1, ...)






Processor Compensation Signals



	R919	R920
S3 circuit	1.1k	0.75k
Normal	No Stuff	3k






CLARKSFIELD



MISROTHERMAL

DDR3


PM & PM MGMT




Calpella Platform S3 Power Reduction Platform  
S3 Power Reduction CRB Implementation  
Design Details  
Revision 0.1








PCI-Express Configuration Select	
CFG0	1: Single PEG 0: Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1: Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

**Calpella Platform Design Guide  
Revision 1.6**


**4.8.3.1 LVDS Switching**

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L\_DDC\_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).

**4.8.3.2 eDP Switching**

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD\_CTRLDATA strap high to 3.3V Core rail through 2.2 kΩ ±5% resistor, LVDS (L\_DDC\_DATA) strap as no connect and the eDP strap CFG[4] as no connect.

Page 482, 486




CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.  Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.




CLARKSFIELD


RESERVED

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.






The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.












Please note that the VTT Rail Values are  
 Arrandale VTT=1.05V;  
 Clarksfield VTT=1.1V



425302\_425302\_Calpella\_S3PowerReduction\_WhitePape  
 Revision 0.7





(Blanking)

技术支持：252670528  
伟力电脑医院

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>Reserved</b>		
Size	Document Number	Rev			
A3					
Date:	Monday, January 18, 2010	Sheet	15	of	91

(Blanking)

技术支持：252670528  
伟力电脑医院

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**Vostro Calpella**

Rev

**X01**

Date: Monday, January 18, 2010

Sheet 16 of 91



(Blank)

伟力电脑医院  
技术支持：252670528






<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File		
<b>(Reserve)</b>		
Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>
Date:	Monday, January 18, 2010	Sheet 17 of 91

# SSID = MEMORY



Height 5.2mm

62.10017.P31






<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDRIII-SODIMM SLOT1**

Size: Document Number  
Customer: **Vostro Calpella**  
Date: Monday, January 18, 2010 Sheet 18 of 91

**SSID = MEMORY**





425302\_425302\_Calpella\_S3PowerReduction\_WhitePape  
 Revision 0.7



M_B A0	98	DM2	NP1	NP1
M_B A1	97	A1	NP2	NP2
M_B A2	96	A2		
M_B A3	95	A3		
M_B A4	92	A4		
M_B A5	91	A5		
M_B A6	90	A6		
M_B A7	86	A7		
M_B A8	89	A8		
M_B A9	85	A9		
M_B A10	107	A10/AP		
M_B A11	84	A11		
M_B A12	83	A12		
M_B A13	119	A13		
M_B A14	80	A14		
M_B A15	78	A15		
M_B BS2	79	A16/BA2		
M_B BS0	109	BA0		
M_B BS1	108	BA1		
M_B DQ0	5	DQ0		
M_B DQ1	7	DQ1		
M_B DQ2	15	DQ2		
M_B DQ3	17	DQ3		
M_B DQ4	4	DQ4		
M_B DQ5	16	DQ5		
M_B DQ6	18	DQ6		
M_B DQ7	21	DQ7		
M_B DQ8	23	DQ8		
M_B DQ9	33	DQ9		
M_B DQ10	35	DQ10		
M_B DQ11	22	DQ11		
M_B DQ12	34	DQ12		
M_B DQ13	24	DQ13		
M_B DQ14	36	DQ14		
M_B DQ15	39	DQ15		
M_B DQ16	41	DQ16		
M_B DQ17	51	DQ17		
M_B DQ18	53	DQ18		
M_B DQ19	40	DQ19		
M_B DQ20	42	DQ20		
M_B DQ21	50	DQ21		
M_B DQ22	52	DQ22		
M_B DQ23	57	DQ23		
M_B DQ24	59	DQ24		
M_B DQ25	67	DQ25		
M_B DQ26	69	DQ26		
M_B DQ27	56	DQ27		
M_B DQ28	58	DQ28		
M_B DQ29	68	DQ29		
M_B DQ30	70	DQ30		
M_B DQ31	129	DQ31		
M_B DQ32	131	DQ32		
M_B DQ33	141	DQ33		
M_B DQ34	143	DQ34		
M_B DQ35	130	DQ35		
M_B DQ36	132	DQ36		
M_B DQ37	140	DQ37		
M_B DQ38	142	DQ38		
M_B DQ39	147	DQ39		
M_B DQ40	149	DQ40		
M_B DQ41	157	DQ41		
M_B DQ42	159	DQ42		
M_B DQ43	146	DQ43		
M_B DQ44	148	DQ44		
M_B DQ45	158	DQ45		
M_B DQ46	160	DQ46		
M_B DQ47	168	DQ47		
M_B DQ48	165	DQ48		
M_B DQ49	175	DQ49		
M_B DQ50	177	DQ50		
M_B DQ51	164	DQ51		
M_B DQ52	166	DQ52		
M_B DQ53	174	DQ53		
M_B DQ54	176	DQ54		
M_B DQ55	181	DQ55		
M_B DQ56	183	DQ56		
M_B DQ57	191	DQ57		
M_B DQ58	193	DQ58		
M_B DQ59	180	DQ59		
M_B DQ60	182	DQ60		
M_B DQ61	192	DQ61		
M_B DQ62	194	DQ62		
M_B DQ63	10	DQ63		
M_B DQS#0	21	DQS0#		
M_B DQS#1	45	DQS1#		
M_B DQS#2	62	DQS2#		
M_B DQS#3	135	DQS3#		
M_B DQS#4	152	DQS4#		
M_B DQS#5	162	DQS5#		
M_B DQS#6	168	DQS6#		
M_B DQS#7	186	DQS7#		
M_B DQS0	12	DQS0		
M_B DQS1	29	DQS1		
M_B DQS2	47	DQS2		
M_B DQS3	64	DQS3		
M_B DQS4	137	DQS4		
M_B DQS5	154	DQS5		
M_B DQS6	171	DQS6		
M_B DQS7	188	DQS7		
M_ODT2	116	ODT0		
M_ODT3	120	ODT1		
DDR3_DRAMRST#	30	VREF_CA		
		VREF_DQ		
		RESET#		
		VTT1		
		VTT2		

Height 9.2mm

62.10017.Q31



Note:  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA0  
 If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA2  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 1  
 SO-DIMMA SPD Address is 0xA4


<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.






Title: **DDRIII-SODIMM SLOT2**

Size: Document Number  
 Custom: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 19 of 91



2500  
 技术支援






BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

**DW**  
10/19 Changed  
1.Changed EDID\_SELECT# pin from PCH\_GPIO66 to PCH\_GPIO5 for fixed glitch

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Reserve by pass cap near the U2001, For EMI




USB	
Pair	Device
0	USB1
1	WLAN
2	USB2
3	USB3
4	USB for ESATA
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Touch Panel
10	CAMERA
11	Biometric
12	New Card
13	CardReader

**Calpella Platform Design Guide**  
Revision 1.6

Table 111. Overcurrent Pin Example Configuration

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.




**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**

Size: Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 21 of 91



Option to "Disable" clkrun.  
Pulling it down will keep the clks running.


<Core Design>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**

Size	Document Number	Rev
		<b>X01</b>


Date: Monday, January 18, 2010 Sheet 22 of 91









(Not available for HM55)

(Not available for HM55)

PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V\_ALW.  
 PCIECLKRQ{1,2} should have a 10K pull-up to +3.3\_RUN




**DW**  
 12/10 Item 3  
 Reserve 0402 00hm resistors  
 , For RF Team to try solve PCIE noise



**Display Clock Integration**

	C2313	C2307	X2301	R2380
Normal	0R2J-2-GP	DY	DY	DY
dale DCI	SC18P	SC18P	25MHZ	1MR





**Dell** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number Rev: X01




Date: Monday, January 18, 2010 Sheet 23 of 91



INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs

**Flash Descriptor Security Override/ ME Debug Mode**

**ME\_UNLOCK#** This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.



技術支援

<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**


Size: Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 24 of 91





<Core Design>





**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**


Size	Document Number	Rev
		<b>X01</b>

Date: Monday, January 18, 2010 Sheet 25 of 91





**<Core Design>**



**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size	Document Number	Rev
		<b>X01</b>

Date: Monday, January 18, 2010 Sheet 27 of 91

U2001H 8 OF 10

AB16	VSS	
AA19	VSS	AK30
AA20	VSS	AK31
AA22	VSS	AK32
AM19	VSS	AK34
AA24	VSS	AK35
AA26	VSS	AK38
AA28	VSS	AK43
AA30	VSS	AK46
AA31	VSS	AK49
AA32	VSS	AK5
AB11	VSS	AK6
AB15	VSS	AL2
AB23	VSS	AL52
AB30	VSS	AM11
AB31	VSS	BB44
AB32	VSS	AD24
AB39	VSS	AM20
AB43	VSS	AM22
AB47	VSS	AM24
AB5	VSS	AM26
AB8	VSS	AM28
AC2	VSS	BA42
AC52	VSS	AM30
AD11	VSS	AM31
AD12	VSS	AM32
AD16	VSS	AM34
AD23	VSS	AM35
AD30	VSS	AM38
AD31	VSS	AM39
AD32	VSS	AM42
AD34	VSS	AU20
AU22	VSS	AM46
AD42	VSS	AV22
AD46	VSS	AM49
AD49	VSS	AM7
AD7	VSS	AA50
AE2	VSS	BB10
AE4	VSS	AN32
AE12	VSS	AN50
Y13	VSS	AN52
AH49	VSS	AP12
AU4	VSS	AP42
AF35	VSS	AP46
AP13	VSS	AP49
AN34	VSS	AP5
AF45	VSS	AP8
AF46	VSS	AR2
AF49	VSS	AR52
AF5	VSS	AT11
AF8	VSS	BA12
AG2	VSS	AH48
AG52	VSS	AT32
AH11	VSS	AT36
AH15	VSS	AT41
AH16	VSS	AT47
AH24	VSS	AT7
AH32	VSS	AV12
AV18	VSS	AV16
AH43	VSS	AV20
AH47	VSS	AV24
AH7	VSS	AV30
AJ19	VSS	AV34
AJ2	VSS	AV38
AJ20	VSS	AV42
AJ22	VSS	AV46
AJ23	VSS	AV49
AJ26	VSS	AV5
AJ28	VSS	AV8
AJ32	VSS	AW14
AJ34	VSS	AW18
AT5	VSS	AW2
AJ4	VSS	BE9
AK12	VSS	AW32
AM41	VSS	AW36
AN19	VSS	AW40
AK26	VSS	AW52
AK22	VSS	AY11
AK23	VSS	AY43
AK28	VSS	AY47

IBEXPEAK-M-GP-NF



U2001I 9 OF 10

AY7	VSS	H49
B11	VSS	H5
B15	VSS	J24
B19	VSS	K11
B23	VSS	K43
B31	VSS	K47
B35	VSS	K7
B39	VSS	L14
B43	VSS	L18
B47	VSS	L2
B7	VSS	L22
BC12	VSS	L32
BB12	VSS	L36
BB16	VSS	L40
BB20	VSS	L52
BB24	VSS	M12
BB30	VSS	M16
BB34	VSS	M20
BB38	VSS	M38
BB42	VSS	M34
BB49	VSS	M38
BB5	VSS	M42
BC10	VSS	M46
BC14	VSS	M49
BC18	VSS	M5
BC2	VSS	M8
BC22	VSS	N24
BC32	VSS	P11
BC36	VSS	AD15
BC40	VSS	P22
BC44	VSS	P30
BC52	VSS	P32
BH5	VSS	P4
BD48	VSS	P42
BD49	VSS	P45
BD5	VSS	P47
BE12	VSS	R2
BE16	VSS	R52
BE20	VSS	T12
BE24	VSS	T41
BE30	VSS	T46
BE34	VSS	T49
BE38	VSS	T5
BE42	VSS	T8
BE46	VSS	U00
BE48	VSS	U31
BE50	VSS	U32
BE6	VSS	U34
BE8	VSS	P38
BF3	VSS	V11
BF49	VSS	P16
AN32	VSS	V19
BG18	VSS	V20
BG24	VSS	V22
BG4	VSS	V30
BG50	VSS	V31
BH11	VSS	V32
BH15	VSS	V34
BH19	VSS	V35
AR2	VSS	V38
BH31	VSS	V43
BH35	VSS	V45
BH39	VSS	V46
BH43	VSS	V47
BH47	VSS	V49
BH7	VSS	V5
C12	VSS	V7
C50	VSS	V8
D51	VSS	W2
E12	VSS	W52
E16	VSS	Y11
E20	VSS	Y12
E24	VSS	Y15
E30	VSS	Y19
E34	VSS	Y23
E38	VSS	Y28
E42	VSS	Y30
E46	VSS	Y31
E48	VSS	Y32
E6	VSS	Y38
E8	VSS	Y43
F49	VSS	Y46
F5	VSS	P49
G10	VSS	Y5
G14	VSS	Y6
G18	VSS	Y8
G2	VSS	P24
G22	VSS	T43
G32	VSS	AD51
G36	VSS	A78
G40	VSS	AD47
G44	VSS	Y47
G52	VSS	AT12
AF39	VSS	AM6
H16	VSS	AT13
H20	VSS	AM5
H30	VSS	AK45
H34	VSS	AK39
H38	VSS	AV14
H42	VSS	

IBEXPEAK-M-GP-NF



技 術 文 件 號 : 202670528

<Core Design>



Title			PCH (VSS)		
Size	Document Number		Rev	X01	
Date:	Monday, January 18, 2010		Sheet	28	of 91

技术支持：252670528  
伟力电脑医院

(Blank)

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	29	of 91

技术支持：252670528  
伟力电脑医院

(Blank)

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	30	of 91

(Blank)

技术支持：252670528  
伟力电脑医院

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	31	of 91

(Blank)

技术支持：252670528  
伟力电脑医院

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserve**

Size  
A3

Document Number

**Vostro Calpella**

Rev

**X01**

Date: Monday, January 18, 2010

Sheet 32 of 91



技术支持：252670528  
伟力电脑医院

(Blank)

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	33	of 91

技术支持：252670528  
伟力电脑医院

(Blank)

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	34	of 91

(Blank)

技术支持：252670528  
伟力电脑医院

<Core Design>



Title		
<b>(Reserve)</b>		
Size	Document Number	Rev
A3	<b>Vostro Calpella</b>	<b>X01</b>
Date:	Monday, January 18, 2010	Sheet 35 of 91


(Blank)

技术支援：252670528  
伟力电脑医院

<Core Design>



Title		
<b>(Reserve)</b>		
Size	Document Number	Rev
A3	<b>Vostro Calpella</b>	<b>X01</b>
Date:	Monday, January 18, 2010	Sheet 36 of 91



**MB VERSION ID**

	VER1	VER0
SA	0	0
SB	0	1
SC	1	0
	-1	1

Put 0.1uF close to VCC-GND pin pair.

AD IA KBC  
THERMTRIP\_VGA\_R#  
TURBO\_BOOST\_ALERT#  
KBC\_THERMTRIP#

SUS\_PWR\_DN\_ACK#  
KB\_BL\_DET#  
DGPU\_PWR\_EN#  
CAPA2\_INT\_R#

AD\_OFF  
RSMRST#\_KBC  
PM\_SLP\_S4#  
NUM\_LOCK\_LED#  
3V\_SV\_POK  
PM\_PWROK  
EC\_SPL\_WP#\_R

BMON\_OUT  
IMVP\_VR\_ON  
PSID\_DISABLE#  
GFX\_CORE\_EN#  
ME\_UNLOCK#  
USB\_PWR\_EN#

GPIO01/LPCPD#  
LRESET#  
LCLK#  
LFRAME#  
LAD0  
LAD1  
LAD2  
LAD3  
SERIRQ  
GPIO11/CLKRUN#  
KBRST#  
GA20  
ECSCW#\_KBC  
GPIO05/SMI#  
GPIO07/PWURE#

GPIO01/TB2  
GPIO03  
GPIO06  
GPIO07  
GPIO23  
GPIO24  
GPIO30  
GPIO31  
GPIO32/D\_PWM  
GPIO33/H\_PWM  
GPIO40/F\_PWM  
GPIO42/TCK  
GPIO43/TMS  
GPIO44/TDI  
GPIO45/E\_PWM  
GPIO46/TRST#  
GPIO47  
GPIO50/TDO  
GPIO51  
GPIO52/RDY#  
GPIO53  
GPIO70  
GPIO71  
GPIO72  
GPIO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0  
GPIO16  
GPIO18  
GPIO36

GPIO02/AD2  
GPIO93/AD3  
GPIO05  
GPIO04

GPIO02/SDA2  
GPIO07/SC12  
GPIO22/SDA1  
GPIO17/SC11

GPIO06/G\_PWM

GPIO07  
GPIO76/HBM  
GPIO76  
GPIO81

GPO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0

GPIO16  
GPIO18  
GPIO36

GPIO10/LPCPD#  
LRESET#  
LCLK#  
LFRAME#  
LAD0  
LAD1  
LAD2  
LAD3  
SERIRQ  
GPIO11/CLKRUN#  
KBRST#  
GA20  
ECSCW#\_KBC  
GPIO05/SMI#  
GPIO07/PWURE#

GPIO01/TB2  
GPIO03  
GPIO06  
GPIO07  
GPIO23  
GPIO24  
GPIO30  
GPIO31  
GPIO32/D\_PWM  
GPIO33/H\_PWM  
GPIO40/F\_PWM  
GPIO42/TCK  
GPIO43/TMS  
GPIO44/TDI  
GPIO45/E\_PWM  
GPIO46/TRST#  
GPIO47  
GPIO50/TDO  
GPIO51  
GPIO52/RDY#  
GPIO53  
GPIO70  
GPIO71  
GPIO72  
GPIO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0  
GPIO16  
GPIO18  
GPIO36

GPIO02/AD2  
GPIO93/AD3  
GPIO05  
GPIO04

GPIO02/SDA2  
GPIO07/SC12  
GPIO22/SDA1  
GPIO17/SC11

GPIO06/G\_PWM

GPIO07  
GPIO76/HBM  
GPIO76  
GPIO81

GPO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0

GPIO16  
GPIO18  
GPIO36

GPIO10/LPCPD#  
LRESET#  
LCLK#  
LFRAME#  
LAD0  
LAD1  
LAD2  
LAD3  
SERIRQ  
GPIO11/CLKRUN#  
KBRST#  
GA20  
ECSCW#\_KBC  
GPIO05/SMI#  
GPIO07/PWURE#

GPIO01/TB2  
GPIO03  
GPIO06  
GPIO07  
GPIO23  
GPIO24  
GPIO30  
GPIO31  
GPIO32/D\_PWM  
GPIO33/H\_PWM  
GPIO40/F\_PWM  
GPIO42/TCK  
GPIO43/TMS  
GPIO44/TDI  
GPIO45/E\_PWM  
GPIO46/TRST#  
GPIO47  
GPIO50/TDO  
GPIO51  
GPIO52/RDY#  
GPIO53  
GPIO70  
GPIO71  
GPIO72  
GPIO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0  
GPIO16  
GPIO18  
GPIO36

GPIO02/AD2  
GPIO93/AD3  
GPIO05  
GPIO04

GPIO02/SDA2  
GPIO07/SC12  
GPIO22/SDA1  
GPIO17/SC11

GPIO06/G\_PWM

GPIO07  
GPIO76/HBM  
GPIO76  
GPIO81

GPO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0

GPIO16  
GPIO18  
GPIO36

GPIO10/LPCPD#  
LRESET#  
LCLK#  
LFRAME#  
LAD0  
LAD1  
LAD2  
LAD3  
SERIRQ  
GPIO11/CLKRUN#  
KBRST#  
GA20  
ECSCW#\_KBC  
GPIO05/SMI#  
GPIO07/PWURE#

GPIO01/TB2  
GPIO03  
GPIO06  
GPIO07  
GPIO23  
GPIO24  
GPIO30  
GPIO31  
GPIO32/D\_PWM  
GPIO33/H\_PWM  
GPIO40/F\_PWM  
GPIO42/TCK  
GPIO43/TMS  
GPIO44/TDI  
GPIO45/E\_PWM  
GPIO46/TRST#  
GPIO47  
GPIO50/TDO  
GPIO51  
GPIO52/RDY#  
GPIO53  
GPIO70  
GPIO71  
GPIO72  
GPIO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0  
GPIO16  
GPIO18  
GPIO36

GPIO02/AD2  
GPIO93/AD3  
GPIO05  
GPIO04




























GPIO02/SDA2  
GPIO07/SC12  
GPIO22/SDA1  
GPIO17/SC11

GPIO06/G\_PWM

GPIO07  
GPIO76/HBM  
GPIO76  
GPIO81

GPO83/SOUT\_CR/BDDR1  
GPIO87/SI\_LCR  
GPIO84/BADDR0

GPIO16  
GPIO18  
GPIO36



技术支持：252670528  
伟力电脑医院


(Blank)

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	38	of 91


# SSID = Thermal

## 1. WWAN




Layout notice:  
H\_THERMDA, H\_THERMDC routing together,  
Trace width / Spacing = 10 / 10 mil

## 2. GPU Sensor




Layout notice:  
Both VGA\_THERMDA and THERMDC routing  
10 mil trace width and 10 mil spacing.




Layout notice:  
Both DN3 and DP3 routing 10 mil  
trace width and 10 mil spacing.

## 32K suspend clock output



GND = Channel 1  
OPEN = Channel 3  
+3.3V = Disabled

GND = Fan is OFF  
OPEN = Fan is at 60% full-scale  
+3.3V = Fan is at 75% full-scale



GND = Internal Oscillator Selected  
+3.3V = External 32.768kHz Clock Selected

TRIP\_SET Pin Voltage  
 $V\_DEGREE = ((Degree - 75) / 21)$   
T8 shutdown is set 86 deg-C.

<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controllor EMC2102**


Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>

Date: Monday, January 18, 2010 Sheet 39 of 91

### Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



09/0422  
 (#1) Just pull +3.3V\_RUN ~ Ref. Rothschild  
 (#2) FAE/ DY is ok, chip internal pull-up resistors  
 (#3) From spec, Slave Address(SAD) is 001110xb  
 Pull HIGH SAD is 0011101b  
 Pull GND SAD is 0011100b

Note  
 (1) Keep all signals are the same trace width. (included VDD, GND).  
 (2) No VIA under IC bottom.

<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Free Fall Sensor**

Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>


Date: Monday, January 18, 2010 Sheet 40 of 91



(Blank)

技术支持：252670528  
伟力电脑医院



<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	41	of 91



**SSID = Reset.Suspend**

**+1.5V\_RUN:**  
 Peak current: 4650 mA  
 Design current: 3255 mA

DW  
 10/26 Item 3



Calpella Platform S3 Power Reduction Platform  
 S3 Power Reduction CRB Implementation  
 Design Details  
 Revision 0.1




Peak current: 5605.6mA ( HD:1100 ODD:2500 )  
 Design current: 3923.92 mA

Peak current: 8379.2 mA  
 Design current: 5865.4 mA

<Core Design>

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Plane Enable		
Size	Document Number	Rev
Custom	Vostro Calpella	X01
Date:	Monday, January 18, 2010	Sheet 42 of 91



技术支援  
 伟力电脑医院  
 252610528

(Blank)

技术支持：252670528  
伟力电脑医院

<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title		
<b>(Reserve)</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>
Date: Monday, January 18, 2010	Sheet 44 of 91	

(Blank)

技术支持：252670528  
伟力电脑医院

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	45	of 91



UMA (Auburndale)  
Design Current = 7.61A  
11.96A < OCP < 14.13A

DIS (Auburndale)  
Design Current = 8.23A  
12.93A < OCP < 15.28



UMA (Auburndale)  
Design Current = 8.52A  
13.38A < OCP < 15.82A

DIS (Auburndale)  
Design Current = 8.53A  
13.39A < OCP < 15.83A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 3.2UH PCMB104T-3R3MS Cyntec 11.8mohm Isat =16Arms 68.3R310.20C  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: FDS5884 SO-8/ 23mohm/30mohm 4.5Vgs/ 84.08884.037  
L/S: FDS6690AS SO-8/ 12mohm/15mohm 4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 2.2uH PCMC063T-2R2MN Cyntec 20 mohm Isat =14Arms 68.2R210.20B  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: FDS5884 SO-8/ 23mohm/30mohm 4.5Vgs/ 84.08884.037  
L/S: FDS6690AS SO-8/ 12mohm/15mohm 4.5Vgs/ 84.06690.E37

TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OOA Auto skip	Auto skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				
EN0	Open	820kΩ to GND	Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit




<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62883\_CPU\_CORE\_1/2**

Size: Custom	Document Number: DW Calpella	Rev: X01
Date: Monday, January 18, 2010	Sheet: 47	of: 91



DIS(Auburndale)  
 Design Current = 34A  
 Peak Current=48A  
 57.6A<OCP< 67.2A

UMA(Auburndale)  
 Design Current = 34A  
 Peak Current=48A  
 57.6A<OCP< 67.2A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A  
 O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.4Arms Panasonic/79.33719.20L  
 O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L  
 H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/ 6.1mohm@4.5Vgs/ 84.00460.037  
 Freq=300KHz@PER PHASE

- [47] UGATE2 >>> UGATE2
- [47] PHASE2 >>> PHASE2
- [47] BOOT2 >>> BOOT2
- [47] LGATE2 >>> LGATE2
- [47] ISEN2 <<< ISEN2
- [47] VSUM+ <<< VSUM+
- [47] VSUM- <<< VSUM-
- [47] ISEN1 <<< ISEN1
- [47] ISEN3 <<< ISEN3
- [47] UGATE1 >>> UGATE1
- [47] PHASE1 >>> PHASE1
- [47] LGATE1 >>> LGATE1
- [47] ISEN1 <<< ISEN1
- [47] VSUM+ <<< VSUM+
- [47] VSUM- <<< VSUM-
- [47] ISEN2 <<< ISEN2
- [47] ISEN3 <<< ISEN3

<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title **ISL62883\_CPU\_CORE\_2/2**

Size	Document Number	Rev
Custom	<b>DW Calpella</b>	<b>X01</b>

Date: Monday, January 18, 2010 Sheet 48 of 91



# TPS51218 for +1.05V\_VTT




2009/11/03/31/3031  
 DIS: 61.9Kohm/64.61925.6DL  
 UMA: 61.9Kohm/64.61925.6DL

UMA(Arrandale 1.05V\_VTT)  
 Design Current = 19.91A  
 27.39A<OCP<32.235A  
 DIS(Arrandale 1.05V\_VTT)  
 Design Current = 22.74A  
 31.28A<OCP<36.96A


$$V_{out} = 0.704V * (R1 + R2) / R2$$

**Frequency setting**  
 470K -->290KHz  
 200K -->340KHz  
 100K -->380KHz  
 39K -->430KHz

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D  
 O/P cap: 330U 2.5V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
 H/S: SIR474DP-T1-GE3/10mohm/ 12mOhm@4.5Vgs/ 84.00474.037  
 L/S: SI7170DP-T1-GE3/3.6mOhm/4.3mohm@4.5Vgs/ 84.07170.037



SSID = PWR.Plane.Regulator\_1p5v0p75v



Design Current = 0.7A

DIS(Auburdale)  
Design Current = 11.82A  
18.57A<OCP<21.95A

UMA(Auburdale)  
Design Current = 8.86A  
13.92A<OCP<16.45A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VDDQSNS/2	DDR
V5IN	1.8	VDDQSNS/2	DDR2
FB Resistors	Adjustable	VDDQSNS/2	1.5 V < VDDQ < 3 V

I/P cap: 100 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10J  
 O/P cap: 220uF 2V EBFCK0D221ER 15mOhm/ 2.7Arms PANASONIC/ 79.22719.20L  
 H/S: FBS884Q SO-8/ 9.6mOhm/12mOhm @4.5Vgs/ 84.08880.03W  
 I/S: PDS8672S SO-8/ 5.3mOhm/7.0mohm @4.5Vgs/ 84.08672.A37  
 Switching freq-->400KHz

Close to VFB Pin (pin5)

<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 +1.5V SUS**

Size: Document Number	Rev
Custom	X01

Date: Monday, January 18, 2010 Sheet 50 of 91

SSID = PWR.Plane.Regulator\_1p8v

### APL5930 for +1.8V\_RUN



技术支援: 25267052

<Core Design>


<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>APL5930 +1.8V RUN</b>			
Size	Document Number	Rev	
Custom	<b>DW Calpella</b>	<b>X01</b>	
Date:	Monday, January 18, 2010	Sheet	51 of 91

(Blank)

技术支持：252670528  
伟力电脑医院

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet 52	of	91




UMA  
 Thermal Design Current = 12A  
 Max. Current = 22A  
 24.2A < OCP < 28.6A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.L0D  
 O/P cap: 330U 2.5V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037


SSID = VIDEO

Close PCH



Close GPU




UMA/DIS LVDS DDC CLK/DAT select circuit



H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)




LVDS CONNECTOR




20.F1555.030

UMA/DIS LVDS PWM select circuit




H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)



For EMI request

SSID = Inverter



INVERTER POWER



69.50007.A41  
2ND : 69.50007.A31

SSID = VIDEO

LCD POWER






H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)

<Core Design>



Title		LCD/Inverter Connector	
Size	Document Number	Rev	
Custom	Vostro Calpella		X01
Date:	Monday, January 18, 2010	Sheet	54 of 91




**SSID = VIDEO**



20.20401.015

**Layout Note:**  
 \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.  
 \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.

- AFTP5503 1 +5V CRT RUN
- AFTP5501 1 DDC DATA CON
- AFTP5505 1 DDC CLK CON
- AFTP5507 1 CRT R
- AFTP5506 1 CRT G
- AFTP5508 1 CRT B
- AFTP5504 1 JVGA HS
- AFTP5505 1 JVGA VS



H=>B1 -iGPU PCH (UMA)  
 L=>B0 -dGPU GPU (DIS)

- GMCH\_DDCDATA R5583 1 UMA 0R2J-2-GP DDC\_DATA\_CON2
- GMCH\_DDCCLK R5592 1 UMA 0R2J-2-GP DDC\_CLK\_CON2

<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size: A3 Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 55 of 91

(Blank)

技术支持：252670528  
伟力电脑医院


<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	56	of 91




### UMA/DIS HDMI signal select circuit

Place near connector




Close to PCH

### UMA HDMI level shift circuit




PC0	PC1	EQ
0	0	8db
0	1	4db
1	0	12db
1	1	0db

Place near connector




Close HDMI Connect




22.10296.061



### HDMI level shift circuit



### UMA/DIS HDMI Detection select circuit



### UMA/DIS HDMI DDC CLK/DAT select circuit




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,  
Taipei Hsien 221, Taiwan, R.O.C.

HDMI Connector		
Size	Document Number	Rev
Custom	Vostro Calpella	X01
Date: Monday, January 18, 2010	Sheet 57	of 91

SSID = Thermal

### Fan Connector




偉力電腦醫院 252670528  
技术支持


<Core Design>

<b>DELL</b> Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>FAN</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>
Date: Monday, January 18, 2010	Sheet 58 of 91	


### ODD Connector




### SATA HDD Connector



Close to CONN  
5V power pin



Close to CONN  
3.3V power pin




技术支援 252070529

<Core Design>

(Blank)

技术支持：252670528  
伟力电脑医院

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	60	of 91

(Blank)


技术支持：252670528  
伟力电脑医院

<Core Design>


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	61	of 91

SSID = Flash.ROM

SPI FLASH ROM (256K bytes) for KBC




SPI FLASH ROM (4M bytes) for PCH



SSID = RBATT

RTC Connector



20.D0075.102

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**EEPROM/RTC Connector**


Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>
Date: Monday, January 18, 2010	Sheet 62 of 91	

# SSID = USB

## USB Power



## ESATA Power



<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB/ESATA Port**

Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>

Date: Monday, January 18, 2010 Sheet 63 of 91

SSID = Wireless

# Mini Card Connector(802.11a/b/g/n)




670528  
 技术支援





SSID = Wireless

# Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



62.10043.841

技术支援: 252610529

<Core Design>



Title <b>WWAN Connector</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>
Date: Monday, January 18, 2010	Sheet 65 of 91	

For LED & Capacity board:


LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WWAN WIMAX LED	White	RUN

For IO board

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW


PWR BTN LED

For LED & Capacity board




SCRLK LED


For LED & Capacity board:



CAPS LED



NUM LED



Remove BJT to daughter board

Bluetooth LED

For LED & Capacity board:




WLAN WWAN WIMAX LED

DW  
10/22 Item 20




HD LED




Battery & Power LED


DW  
12/08 Item 5



For IO board



For IO board



For IO board

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h3 style="text-align: center;">LED</h3>	
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>	
Date: Monday, January 18, 2010		Sheet 66	of 91

技术支持：252670528  
伟力电脑医院


(Blank)

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	67	of 91


SSID = KBC

### Internal Keyboard Connector




SSID = Touch.Pad

### TouchPad Connector




### KB Backlight CONN




<Core Design>

# Hall Sensor Connector




伟力电脑医院  
技术支持: 252670528

<Core Design>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>Hall sensor</b>		
Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>
Date:	Monday, January 18, 2010	Sheet 69 of 91

**GOLDEN FINGER FOR DEBUG BOARD**



伟力电脑医院  
技术支持: 252670528

<Core Design>




Title		
<b>Debug port</b>		
Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>
Date:	Monday, January 18, 2010	Sheet 70 of 91

(Blank)

技术支援：252670528  
伟力电脑医院

<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date: Monday, January 18, 2010			Sheet	71	of 91

(Blank)

技术支持：252670528  
伟力电脑医院



<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserve)</b>					
Size	Document Number				Rev
Custom	<b>Vostro Calpella</b>				<b>X01</b>
Date:	Monday, January 18, 2010			Sheet	72 of 91



**SSID = User.Interface**

**Camera Connector**



- AFTP7303 1 AUD\_DMIC\_IN0 R
- AFTP7304 1 +3.3V\_CAMERA
- AFTP7305 1 CAMERA\_USB1-
- AFTP7306 1 CAMERA\_USB1+

**DW**  
01/08 Item 1  
1.co-layout should not be allowed in X-build

**DW**  
01/18 Item 1

伟力电脑医院 252670528  
技术支持


<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Camera CONN**

Size: A3	Document Number: <b>Vostro Montevina Discrete</b>	Rev: X01
Date: Monday, January 18, 2010	Sheet 73 of 91	

UMA/DIS LVDS signal select circuit




Main Source: 71.03412.C0G  
2nd Source: 71.03412.C0G


FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-


UMA LVDS signal circuit



UMA/DIS CRT Hsync/Vsync select circuit  
Hsync & Vsync level shift



UMA/DIS CRT signal select circuit



H=>I(X)1 -iGPU PCH (UMA)  
L=>I(X)0 -dGPU GPU (DIS)

$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Swith-1**

Size: Custom Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 74 of 91

(Blank)

技术支持：252670528  
伟力电脑医院


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Reserve</b>		
Size A3	Document Number <b>Vostro Calpella</b>	Rev <b>X01</b>
Date: Monday, January 18, 2010		Sheet 75 of 91




**SSID = User.Interface**

**Audio board CON**




Place near CON4





- AFTP7710 1 +5V\_RUN
- AFTP7706 1 +3.3V\_RUN
- AFTP7708 1 WIRELESS\_ON# / OFF
- AFTP7702 1 WLAN\_ACT
- AFTP7703 1 BLUETOOTH\_EN
- AFTP7704 1 BT\_ACTIVE\_K#
- AFTP7705 1 BT\_ACT
- AFTP7707 1 USB\_PP8
- AFTP7708 1 USB\_PN8
- AFTP7712 1 PCH\_AZ\_CODEC\_BITCLK\_R
- AFTP7715 1 PCH\_SDIN\_CODEC
- AFTP7714 1 PCH\_SDOUT\_CODEC
- AFTP7715 1 PCH\_AZ\_CODEC\_SYNC
- AFTP7716 1 PCH\_AZ\_CODEC\_RST#
- AFTP7718 1 SB\_SPKR
- AFTP7719 1 KBC\_BEEP
- AFTP7720 1 AUD\_DMIC\_IN0
- AFTP7721 1 AUD\_DMIC\_CLK\_G
- AFTP7723 1 AMP\_MUTE#

Place near CON6



- AFTP7758 1 +3.3V\_ALW
- AFTP7757 1 +3.3V\_RUN
- AFTP7760 1 +1.5V\_RUN
- AFTP7762 1 USB\_PN12
- AFTP7759 1 USB\_PP12
- AFTP7769 1 NEWCARD\_CLKREQ#
- AFTP7768 1 PCH\_SMB\_CLK
- AFTP7767 1 PCH\_SMB\_DATA
- AFTP7777 1 PM\_SLP\_S3#
- AFTP7776 1 PM\_SLP\_S4#
- AFTP7773 1 BATT\_LED\_ORANGE
- AFTP7772 1 PWR2\_LED
- AFTP7781 1 PLT\_RST#
- AFTP7785 1 BATT\_LED\_WHITE
- AFTP7787 1 +5V\_ALW
- AFTP7771 1 CLK\_PCIE\_NEW#
- AFTP7770 1 CLK\_PCIE\_NEW
- AFTP7761 1 PCIE\_IRXN5\_NTXN5
- AFTP7765 1 PCIE\_IRXP5\_NTXP5
- AFTP7764 1 PCIE\_ITXN5\_NRXN5
- AFTP7763 1 PCIE\_ITXP5\_NRXP5
- AFTP7775 1 USB\_PN13
- AFTP7766 1 USB\_PP13
- AFTP7774 1 PCIE\_WAKE#
- AFTP7778 1 CLK\_PCH\_48M

**IO board CON**



<Core Design>


**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio BD/IO BD CONN**


Size: Custom Document Number: **Vostro Montevina Discrete** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 77 of 91

Finger Printer Connector



LED&Capacity board CONN



+3.3V\_RUN : 3.5mA  
+5V\_RUN : 240mA  
+5V\_ALW : 80mA

伟力电脑网 2526  
技术支持







SSID = VIDEO

PCIE\_MTX\_GRX\_P[0..15] << PCIE\_MTX\_GRX\_P[0..15] [8]  
 PCIE\_MTX\_GRX\_N[0..15] << PCIE\_MTX\_GRX\_N[0..15] [8]  
 PCIE\_MRX\_GTX\_P[0..15] >> PCIE\_MRX\_GTX\_P[0..15] [8]  
 PCIE\_MRX\_GTX\_N[0..15] >> PCIE\_MRX\_GTX\_N[0..15] [8]

U8001B		2 OF 7	
PCIE_MTX_GRX_P0	AE12	PEX_RX0	PEX_TX0
PCIE_MTX_GRX_N0	AE12	PEX_RX0#	PEX_TX0#
PCIE_MTX_GRX_P1	AG12	PEX_RX1	PEX_TX1
PCIE_MTX_GRX_N1	AG13	PEX_RX1#	PEX_TX1#
PCIE_MTX_GRX_P2	AE13	PEX_RX2	PEX_TX2
PCIE_MTX_GRX_N2	AE13	PEX_RX2#	PEX_TX2#
PCIE_MTX_GRX_P3	AE16	PEX_RX3	PEX_TX3
PCIE_MTX_GRX_N3	AE16	PEX_RX3#	PEX_TX3#
PCIE_MTX_GRX_P4	AG15	PEX_RX4	PEX_TX4
PCIE_MTX_GRX_N4	AG16	PEX_RX4#	PEX_TX4#
PCIE_MTX_GRX_P5	AE16	PEX_RX5	PEX_TX5
PCIE_MTX_GRX_N5	AE16	PEX_RX5#	PEX_TX5#
PCIE_MTX_GRX_P6	AE18	PEX_RX6	PEX_TX6
PCIE_MTX_GRX_N6	AE18	PEX_RX6#	PEX_TX6#
PCIE_MTX_GRX_P7	AG18	PEX_RX7	PEX_TX7
PCIE_MTX_GRX_N7	AG19	PEX_RX7#	PEX_TX7#
PCIE_MTX_GRX_P8	AE19	PEX_RX8	PEX_TX8
PCIE_MTX_GRX_N8	AE19	PEX_RX8#	PEX_TX8#
PCIE_MTX_GRX_P9	AE21	PEX_RX9	PEX_TX9
PCIE_MTX_GRX_N9	AE21	PEX_RX9#	PEX_TX9#
PCIE_MTX_GRX_P10	AG21	PEX_RX10	PEX_TX10
PCIE_MTX_GRX_N10	AG22	PEX_RX10#	PEX_TX10#
PCIE_MTX_GRX_P11	AE22	PEX_RX11	PEX_TX11
PCIE_MTX_GRX_N11	AE22	PEX_RX11#	PEX_TX11#
PCIE_MTX_GRX_P12	AE24	PEX_RX12	PEX_TX12
PCIE_MTX_GRX_N12	AE24	PEX_RX12#	PEX_TX12#
PCIE_MTX_GRX_P13	AG24	PEX_RX13	PEX_TX13
PCIE_MTX_GRX_N13	AG25	PEX_RX13#	PEX_TX13#
PCIE_MTX_GRX_P14	AG25	PEX_RX14	PEX_TX14
PCIE_MTX_GRX_N14	AG26	PEX_RX14#	PEX_TX14#
PCIE_MTX_GRX_P15	AE27	PEX_RX15	PEX_TX15
PCIE_MTX_GRX_N15	AE27	PEX_RX15#	PEX_TX15#

IOVDD + IOVDDQ = 2200mA



<Core Design>



**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **VGA-PCIE/LVDS(1/4)**

Size A3	Document Number	Rev
	<b>Vostro Calpella</b>	<b>X01</b>
Date: Monday, January 18, 2010	Sheet 80 of 91	



SSID = VIDEO





FBVDD/Q = 2.55A


<Core Design>

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



Title			<b>VGA-POWER/GND(3/4)</b>		
Size	Document Number	Rev			X01
A3	<b>Vostro Calpella</b>				
Date:	Monday, January 18, 2010	Sheet	82	of	91






SS1D = VIDEO



64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U  
 64X16 HYNIX H5TQ1G63BFR-12C P/N:72.51G63.C0U





技术支援 2070528



技术储备支持! 201528

# SSID = PWR.Plane.Regulator\_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$



**Frequency setting**  
 470K -->290KHz  
 200K -->340KHz  
 100K -->380KHz  
 39K -->430KHz

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
L	H	1.03V
L	L	0.85V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UH PCMC104T-1R5MN Cynotec DCR:4.2mohm Isat =33Arms 68.1R510.10J  
 O/P cap: 330U 2V EEPFX0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01  
 H/S: SI7686DP/ POWERPAK-8/ 11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
 Switching freq-->350KHz

DIS  
 Thermal Design Current = 12.9A  
 Max Current = 16.77A  
 18.45A<OCP<21.81A

<Core Design>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 +VCC GFX CORE**


Size	Document Number	Rev
Custom	<b>Vostro Calpella (Discrete)</b>	<b>X01</b>

Date: Monday, January 18, 2010 Sheet 86 of 91


**+3.3V\_RUN\_GPU**




**+1.05V\_GFX\_PCIE:**



**+1.5V\_RUN\_GPU:**



**+1.8V\_RUN\_GPU**



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **LDO 1.8V**

Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>
Date:	Monday, January 18, 2010	Sheet 87 of 91

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/15	X01	1	25	Swapped Q2515 C,E Pin	For correct.	EE
		2	All	Combine pull-up/down resistors from single to series resistor	For save more part counts	EE
		3	37	Update 10mW circuit.	For DC mode power consumption can be less than 10mW under S5.	EE
		4	22	Add U2213,R2221	Added 3v/5v S5 power good to control resume reset sequence circuit prevent RTC data loss.	EE
		5	51	stuffed PC5105 with 1uF	For power sequencing of +1.8V_RUN , Delay timing	EE
		6	23	Added 25M Crystal	For DCI ( DisplayClock Integration )	EE
		7	79	Added BOSS4	For Steady the thermal module	EE
		9	All	BOSS1 from 34.4W005.001 to 34.4CQ03.101 CON3 from 20.K0315.005 to 20.K0293.006 CON4 from 20.K0315.028 to 20.K0275.028 CON6 from 20.K0315.036 to 20.K0276.036 DM1 from 62.10017.U81 to 62.10017.P31 DM2 from 62.10017.U71 to 62.10017.Q31 HOLE1 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE2 from ZZ.00PAD.K81 to ZZ.00PAD.E11 HOLE3 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE4 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE5 from ZZ.00PAD.K11 to ZZ.00PAD.E11 HOLE6 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE7 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE8 from ZZ.00PAD.N91 to ZZ.00PAD.D31 HOLE9 from ZZ.00PAD.J01 to ZZ.00PAD.D11 LCD1 from 20.F1093.040 to 20.F1555.030 TPAD1 from 20.K0320.004 to 20.K0265.004	For ME request Changed connect PN:	ME
		2009/10/16		1	37,87	Removed CAPA_RST# from Capacity board
				Added Switch Baord Detection circuit	For software request.	EE
2009/10/19		1	77	Reversal CON6 Pin 36 <-> 1 ; 35 <-> 2	For new connect pin define.	EE
		2	9,27	Changed RN907,L2701,L2704	For update components	EE
		3	74	Swapped the RN7408,RN7409,RN7410,RN7411	For Layout request.	EE

技术支援  
 252670528  
 华硕医院

<Core Design>



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Change List - EE(1)**

Size	Document Number	Rev
Custom	<b>Vostro Calpella</b>	<b>X01</b>
Date: Monday, January 18, 2010		Sheet 88 of 91





DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/19	X01	2	81	Remove R8149	For EMI team request	EMI
			21	PCLK_FWH、CLK_PCI_FB、PCLK_KBC、PCLK_TPM reserve by pass cap		
			23	CLK_PCH_48M reserve by pass cap		
			23	Romove R2350 and C2324		
			37	Romove R3726 and C3704		
			79	Reserve +PWR_SRC to GND cap		
2009/10/22		3	79	Add EC7934 0.1u in +VCC_CORE	For EMI team request	EMI
				Add EC7911 0.1u +1.5V_SUS to GND cap*1		
				Add EC7935,EC7936 0.1u +1.5V_SUS to GND cap*2		
				Add EC7937 0.1u +1.5V_SUS to GND cap*1		
				Add EC7938 0.1u +PWR_SRC to GND cap*1		
				Update TR6304,TR6305 p/n to 68.00201.141		
2009/10/23		4	73	Move EC7302	For EMI team request	EMI
			79	dummy 0.1u x 2 in green area 6135,195 ----EC7939,EC7940		
				dummy 0.1u cap in red area 1755,4435 ----EC7941		
				dummy 1000p in green area 5225,6950----EC7942		
				dummy 1000p in green area 3780,6180----EC7943		
				dummy 104p and 1000p in green area 5385,7010---EC7944,EC7945		
				dummy 0.1u in green area 3400,6300---EC7946		
				dummy 0.1u in green area 1240,4035---EC7947		
			55	add damping 33ohm on R,G,B Singel---R5594,R5595,R5596		
2009/12/08	SC	1	79	mount EC7948,EC7949,EC7934	For RF Team request	RF
2009/12/09	SC	1	73	mount LECM2012H-900QT-GP in L7301	For EMI team request	EMI
		2	24,77	change R2405 from 10 ohm to 56 ohm and mount 120 ohm bead bead p/n:BLM15EG121SN1 L7702		
		3	73	mount 220p cap on EC7302 and EC7303		
		4	79	Add EC7950		

技术支援  
 252670529

<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

**Change List - EMI&RF**

Title		Rev
Size	Document Number	X01
Custom	<b>Vostro Calpella</b>	
Date: Monday, January 18, 2010	Sheet 90	of 91

