

# Berry IO Board Schematics Document

Arrandale

Intel PCH

2010-02-04


REV : A00

*DY : Nopop Component*

*WWAN : Pop for WWAN*

*TP : Pop for Touch Panel*

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Cover Page</b>			
Size A3	Document Number	<b>Berry IO Board</b>	Rev <b>A00</b>
Date: Thursday, February 04, 2010		Sheet 1	of 12

# Berry IO Board

Project code:91.4HH01.001

PCB P/N :09697-1

REVISION :-1



PCIE\_RX Decoupling Capacitor near LAN Chip

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board CONN**

Size: <b>A3</b>	Document Number: <b>Berry IO Board</b>	Rev: <b>A00</b>
Date: Thursday, February 04, 2010		Sheet 2 of 12

SSID = PWR.Support

# DCin CONN



<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN**

Size: <b>A3</b>	Document Number: <b>Berry IO Board</b>	Rev: <b>A00</b>
Date: Thursday, February 04, 2010		Sheet 3 of 12

SSID = Wireless

# Mini Card Connector(802.11a/b/g)





<Core Design>





Title		<b>BATT CONN</b>	
Size	Document Number	Rev	
A3	<b>Berry IO Board</b>	A00	
Date: Thursday, February 04, 2010		Sheet	4 of 12






main: 84.00102.031  
2nd: 84.03403.031



2010/02/02 A00 Disconnect 8103\_GPO to IOBD2



Main: 82.30020.851  
2nd : 82.30020.791

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN RTL8103T**

Size	Document Number	Rev
		<b>A00</b>

Date: Thursday, February 04, 2010 Sheet 6 of 12



### 10/100M Lan Transformer



2010/02/04 A00  
 Change XF701 symbol to 12-pin (NETSWAP) for AOI program convenience at WKS

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

### RJ45 Connector




<Core Design>




		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: <b>XFORM</b>	
Size: <b>A3</b>	Document Number:	Rev: <b>A00</b>	
Date: Thursday, February 04, 2010	Sheet: 7	of 12	

**SSID = USB**

2010/01/19 Remove R801



2010/01/19 Remove R802



<Core Design>




Title		<b>USB Port</b>	
Size	Document Number	Date	Rev
A3		Thursday, February 04, 2010	A00
Date: Thursday, February 04, 2010		Sheet	8 of 12



SSID = ESATA

X02-1230




<Core Design>



Title		<b>ESATA</b>	
Size	Document Number	Rev	
A3	<b>Berry IO Board</b>	<b>A00</b>	
Date:	Thursday, February 04, 2010	Sheet	9 of 12

2010/02/03 A00 Touch Panel BOM control



<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Touch Panel Conn**

Size  
A4

Document Number

**Berry IO Board**

Rev











**A00**

Date: Thursday, February 04, 2010

Sheet 10 of 12

12

20091116



20100202 A00 Change the HWL1 standoff from 34.4W005.001 to 34.4CK01.001

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**

Size

**A4**

Document Number

**Berry IO Board**


Rev

**A00**

Date: Tuesday, February 02, 2010

Sheet 11 of 12

12



<Core Design>



Title	
<b>Change List</b>	
Size	Document Number
<b>A3</b>	<b>Berry IO Board</b>
Date: Wednesday, January 20, 2010	Sheet 12 of 12
	Rev <b>A00</b>