

Berry DG15 Discrete/UMA Schematics Document

Arrandale

Intel PCH

2009-10-12

REV : X00

DY :None Installed
UMA:UMA platform installed
DIS:DIS platform installed
Madisan:gDDR3 1GB platform installed
Colay :Manual modify BOM

<Core Design>




Title		
Cover Page		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		
Sheet 1 of		92

Berry Block Diagram (Discrete/UMA co-lay)

- 1. Madison-LP; 1GB (64Mx16b*8)
- 2. Park-XT; 512MB (64Mx16b*4) (1 and 2 co-lay)

#OnMainBoard



Project code : 91.4HH01.001
PCB P/N : 48.4HH01.0SA
Revision : 09909-SA



CPU DC/DC ISL62883 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC RT8205B 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC TPS51116 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC TPS51611 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFX_CORE
VGA RT8208B 89	
INPUTS	OUTPUTS
+PWR_SRC	+VGA_CORE
TI CHARGER BQ24745 45	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN +1.8V_RUN_VGA
SYSTEM DC/DC APL5930 90	
INPUTS	OUTPUTS
+1.5V_SUS	+1.0V_RUN_VGA
Switches	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top L2: VCC L3: Signal L4: Signal L5: GND L6: Bottom	

<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**


Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009	Sheet 2 of 92	




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<Core Design>

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	RESERVED
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	W-WAN
LANE5	RESERVED
LANE6	RESERVED
LANE7	H55/HM55 no support
LANE8	H55/HM55 no support

USB Table

USB	
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	RESERVED
4	CARD READER
5	BLUETOOTH
6	HM55 no support
7	HM55 no support
8	USB1 (I/O Board)
9	USB0 (I/O Board ESATA)
10	RESERVED
11	W-WAN (I/O Board)
12	RESERVED
13	CAMERA

SATA Table


SATA	
Pair	Device
0	HDD
1	ODD
2	HM55 no support
3	HM55 no support
4	ESATA
5	RESERVED

Processor Strapping





Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009	Sheet 6	of	92

SSID = CLOCK



FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP585**

Size	Document Number	Rev
	Berry	X00

Date: Thursday, October 22, 2009 Sheet 7 of 92

SSID = CPU



62.10055.341
 SEC. 62.10053.561

<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**



Size: Document Number **Berry** Rev **X00**

Date: Thursday, October 22, 2009 Sheet 8 of 92








SSID = CPU



Processor Compensation Signals



For EMI



JTAG MAPPING	
Scan Chain (Default)	Stuff --> R928, R931, R934 No Stuff --> R929, R933
CPU Only	Stuff --> R928, R929 No Stuff --> R931, R934, R933
GMCH Only	Stuff --> R933, R934 No Stuff --> R928, R929, R931

<Core Design>



SSID = CPU


M_A_DQ[63..0] <<>> M_A_DQ[63..0]

CPU1C

3 OF 9

CLARKSFIELD

DDR SYSTEM MEMORY A



CLARKU1NF




M_B_DQ[63..0] <<>> M_B_DQ[63..0]

CPU1D

4 OF 9

CLARKSFIELD

DDR SYSTEM MEMORY - B




CLARKU1NF




<Core Design>




SSID = CPU




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port






CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

SSID = CPU



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

<Core Design>


DELL Wistron Corporation
21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC_CORE)**

Size: Document Number: Rev: **X00**

Date: Thursday, October 22, 2009 Sheet 12 of 92

SSID = CPU



Please note that the VTT Rail Values are: Auburndale VTT=1.05V
Clarksfield VTT=1.1V

<Core Design>



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC_GFXCORE)**

Size	Document Number	Rev
	Berry	X00

Date: Thursday, October 22, 2009 Sheet 13 of 92


SSID = CPU



NCTF

VSS_NCTF
VSS_NCTF#A35
VSS_NCTF#AT1
VSS_NCTF#AT35
VSS_NCTF#B1
RSVD_NCTF#A3
RSVD_NCTF#A33
RSVD_NCTF#A34
RSVD_NCTF#AP1
RSVD_NCTF#AP35
RSVD_NCTF#AF1
RSVD_NCTF#AR35
RSVD_NCTF#AT2
RSVD_NCTF#AT3
RSVD_NCTF#AT33
RSVD_NCTF#AT34
RSVD_NCTF#C1
RSVD_NCTF#C35
RSVD_NCTF#B35

NCTF TEST PIN:
A35, AT1, AT35, B1, A3, A33, A34, AP1, AP35, AR1, AR35, AT2, AT3, AT33, AT34, C1, C35, B35



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (VSS)**

Size	Document Number	Rev
	Berry	X00

Date: Wednesday, October 14, 2009 Sheet 14 of 92


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 15 of 92

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 16 of 92

(Blanking)


<Core Design>



Title		Reserved	
Size	Document Number	Date	Rev
A3	Berry	Wednesday, October 14, 2009	X00
Date: Wednesday, October 14, 2009		Sheet	17 of 92




SSID = MEMORY





Note:
SO-DIMMB SPD Address is 0x44
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32







Place these caps close to VTT1 and VTT2.


H = 8mm
62.10017.Q31
SEC. 62.10017.N71



SSID = PCH






BOOT BIOS Strap		
PCI_GNT#1	PCI_GNT#0	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI (Default)



Al6 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default
-----------	---



DMI Termination Voltage
 NV_CLE Set to Vss when low.
 Set to Vcc when high.

Danbury Technology:
 Disabled when Low.
 Enable when High.

USB	
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	X
4	CARD READER
5	BLUETOOTH
6	X
7	X
8	USB1 (I/O Board)
9	ESATA (I/O Board COMBO)
10	X
11	W-WAN (I/O Board)
12	X
13	CAMERA

<Core Design>


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**




Size: Document Number: **Berry** Rev: **X00**

Date: Thursday, October 22, 2009 Sheet 21 of 92

SSID = PCH




System Power Management







Option to "Disable" clkrun.
Pulling it down will keep the clks running.

depend on layout





SSID = PCH



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V_ALW.
 PCIECLKRQ{1,2} should have a 10K pull-up to +3.3_RUN



DIS uses 0ohm 63.R0034.1DL
 UMA uses 18pF 78.18034.1FL



<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number
 Rev: **X00**

Date: Thursday, October 22, 2009 Sheet 23 of 92

SSID = PCH

INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs




<Core Design>




Title PCH (SPI/RTC/LPC/SATA/IHDA)		
Size	Document Number Berry	Rev X00
Date: Thursday, October 22, 2009	Sheet 24	of 92

SSID = PCH



SSID = PCH



<Core Design>



DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size	Document Number	Rev
	Berry	X00

Date: Thursday, October 22, 2009 Sheet 26 of 92

SSID = PCH



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size	Document Number	Rev
	Berry	X00

Date: Wednesday, October 14, 2009 Sheet 28 of 92


(Blanking)

<Core Design>








Title		Reserved	
Size	Document Number	Date	Rev
A3	Berry	Wednesday, October 14, 2009	X00
Date: Wednesday, October 14, 2009		Sheet 29	of 92

SSID = AUDIO




X01 will change to 92HD79B1
P/N: 71.92H79.003

Possible to remove for new IC




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 31 of 92

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
Custom	Berry	X00	
Date:	Wednesday, October 14, 2009	Sheet	32 of 92

(Blanking)

<Core Design>



Title		Reserved	
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 33	of 92

(Blanking)


<Core Design>



Title		Reserved	
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 34	of 92


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 35	of 92

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 36 of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Berry

Rev
X00


Date: Wednesday, October 14, 2009

Sheet 38 of 92

SSID = Thermal

1. Place near CPU PWM CORE and PCH.

Layout notice :
Both DN1 and DP1 routing 10 mil trace width and 10 mil spacing.



2. System Sensor (UMA Only)


Layout notice :
Both DN2 and DP2 routing 10 mil trace width and 10 mil spacing.

Reserved DISCRETE

VGA_THERMDC <<< R3906
VGA_THERMDA <<< R3907

3. VGA Sensor (DISCRETE Only)

Layout notice :
Both VGA_THERMDA and VGA_THERMDC routing 10 mil trace width and 10 mil spacing.



Layout notice :
Both DN3 and DP3 routing 10 mil trace width and 10 mil spacing.




4. HW T8 sensor

GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale



GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

Main G7922R61U for GMT P/N:74.07922.0B3
SEC. EMC2102 for SMSC P/N:74.02102.A73



<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller EMC2102**

Size	Document Number	Rev
Custom	Berry	X00
Date:	Thursday, October 22, 2009	Sheet 39 of 92

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Berry		Rev X00
Date: Wednesday, October 14, 2009		Sheet 40	of 92


(Blanking)

<Core Design>




Title		Reserved	
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 41	of 92

SSID = Reset.Suspend



Run Power



<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**


Size: A3	Document Number: Berry	Rev: X00
Date: Thursday, October 22, 2009	Sheet: 42 of 92	

(Blanking)

<Core Design>



		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 43 of 92

Batt Connector



For actual location, need to be swap all pin

Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number

Berry

Rev


X00

Date: Thursday, October 22, 2009

Sheet 44 of 92

SSID = Charger

modify +VCHGR



2009/08/04

2009/06/24

Charger Current=1.4~3.6A


modify +VCHGR

This Resistor must be 1% tolerance.

<Core Design>



Title			CHARGER BQ24745		
Size	Document Number		Rev		
Custom	Berry		X00		
Date:	Thursday, October 22, 2009	Sheet	45	of	92



Design Current = 0.07A
14.25A < OCP < 16.84A

Design Current = 8.48A
13.32A < OCP < 15.75A

Change to RT8205B
74.08205.B73

Close to VFB Pin (pin2)

Close to VFB Pin (pin5)

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 3.3UH PCMB104T-3R3MS Cyntec 10.8mohm/11.8mohm Isat =16Arms 68.3R310.20C
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V TEPSLB20J107M(45) 8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081
 H/S: FDS8880 9.6mohm/12mOhm@4.5Vgs/ 84.08880.037
 L/S: FDS6676AS 5.9mohm/7.25mohm@4.5Vgs/ 84.06676.A37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2uH PCMC063T-2R2M Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V TEPSLB20J107M(45) 8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081
 H/S: FDS8880 9.6mohm/12mOhm@4.5Vgs/ 84.08880.037
 L/S: FDS6676AS 5.9mohm/7.25mohm@4.5Vgs/ 84.06676.A37


TPS51125:		CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
TONSEL		200kHz	265kHz	Operating Mode	OOA Auto Skip	Auto Skip	PWM only
VREF		245kHz	305kHz				
VREG3		300kHz	375kHz				
VREG5		365kHz	460kHz				

EN0		Operating Mode	enable both IDOs, VCLK on and ready to turn on switcher channels	820k to GND	enable both IDOs, VCLK off and ready to turn on switcher channels	GND	disable all circuit


RT8205B:		CH1	CH2
TONSEL		200kHz	250kHz
VREF		300kHz	375kHz
VREG3		365kHz	460kHz
VREG5		365kHz	460kHz

Bom


DELL Wistron Corporation	
21F, 8R, Sec 1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.	
Title: RT8205B_5V/3D3V	
Size A2	Document Number: Berry
Date: Thursday, October 22, 2009	Rev: X00
Sheet: 46	of 92



Intel support POC (Power On Configuration).




I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36uH PCMC104T-R36NN1R05J cyntec 1.05mohm/ 68.R3610.20C
 O/P cap: 330u 2V EEFX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L
 O/P cap: 220u 2V EEFX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L
 H/S: S17686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037




Design Current = 48A
 52.8A OC_P <math>< 67.2A</math>

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 48 of 92

TPS51218 for +1.05V_VTT







DIS (Arrandale 1.05V_VTT)
 Design Current = 20.57A
 30.79A<OCP<36.39A

$$V_{out} = 0.704V * (R1 + R2) / R2$$



Frequency setting	
470K	-->290KHz
200K	-->340KHz
100K	-->380KHz
39K	-->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.100
 O/P cap: 330U 2.5V EEPFX0D331ER 8mohm 3Arms PANASONIC/ 79.33719.L01
 H/S: SIS406DN/ POWERPAK-8/ 11.5mohm/14.5mohm 84.5Vgs/ 84.00406.037
 L/S: SIS402DN/ POWERPAK-8/ 6.4mohm/8mohm@4.5Vgs/ 84.00402.037

5 S3 Power Reduction



Design Current = 14.45A
22.71A < OCP < 26.84A



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VDDQSN/2	DDR
V5IN	1.8	VDDQSN/2	DDR2
FB Resistors	Adjustable	VDDQSN/2	1.5 V < VDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
 O/P cap: 220U 2V EEFCD221ER 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: Si7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
 Switching freq->400KHz

Close to VFB Pin (pin5)

<Core Design>

21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 +1.5V SUS**

Size: Custom Document Number: **Berry** Rev: **X00**

Date: Thursday, October 22, 2009 Sheet 50 of 92

SSID = PWR.Plane.Regulator_1p8v


APL5930 for +1.8V_RUN



Design Current = 1.23A

$$V_{out} = 0.8V * (R1 + R2) / R2$$

<Core Design>

			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
APL5930 +1.8V RUN					
Size	Document Number				Rev
A3	Berry				X00
Date: Thursday, October 22, 2009		Sheet 51		of 92	


(Blanking)

<Core Design>



Title		Reserved	
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 52	of 92

SSID = CPU.GFX.Regulator




Design Current = 17.6A
27.2<OCP<32.15A

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
 IO.56uH PCMC104T-R56MN Cynotec DCR:1.6mohm/1.8mohm Iaat=25Arms 68.R5610.10D
 O/P cap: 3300 2.5V EEF5X00331ER 9mOhm 3Arms FAJANSONIC/ 79.33719.L01
 H/S: SI7686DP/ POWERPAK-8/11mohm/14mohm@4.5Vgs/ 84.07686.037
 L/S: SI1460DP/ POWERPAK-8/ 4.9mohm/6.1mohm@4.5Vgs/ 84.00460.037

SSID = VIDEO


LVDS CONNECTOR





20.F1093.040

For Camera GND

Camera Power




Close to LVDS connector



SSID = Inverter


INVERTER POWER



Main: 69.50007.A41
Second: 69.50007.A31

SSID = VIDEO

LCD POWER




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **LCD/Inverter Connector**

Size: A3	Document Number: Berry	Rev: X00
Date: Thursday, October 22, 2009	Sheet: 54	of 92


LVDS Channel A



Panel BL brightness/Power En/BL En



LVDS Channel B




<Core Design>


DELL			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
LVDS Switch					
Size	Document Number				Rev
	Berry				X00
Date:	Thursday, October 22, 2009	Sheet	55	of	92

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
LVDS Switch		
Size	Document Number	Rev
A3	Berry	X00
Date: Wednesday, October 14, 2009	Sheet 56	of 92

SATA HDD Connector




ODD Connector




<Core Design>

SSID = AUDIO


Speaker Connector




LINE1 OUT




MIC IN



Internal Microphone



Close Jack



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio Jack		
Size A3	Document Number Berry	Rev X00
Date: Thursday, October 22, 2009	Sheet 60	of 92

(Blanking)


<Core Design>




Title		Reserved	
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 61	of 92

SSID = Flash.ROM


SPI FLASH ROM (4M byte) for PCH



SPI FLASH ROM (256K byte) for KBC



SSID = RBATT



62.70001.011

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**


Size: A3	Document Number: Berry	Rev: X00
Date: Thursday, October 22, 2009	Sheet: 62	of: 92

SSID = USB

IO Board USB Power


Main RT9715BGF P/N: 74.09715.B79
SEC G547F2P81U P/N: 74.00547.A79

Close to I/O connector




CRT Board USB Power

Close to CRT Board connector



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: USB Power SW		
Size	Document Number	Rev
	Berry	X00
Date: Thursday, October 22, 2009	Sheet 63 of 92	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number
Berry

Rev
X00

Date: **Wednesday, October 14, 2009**

Sheet **64** of **92**



(Blanking)

<Core Design>




Title		Reserved	
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 65	of 92


Power LED (White)





SATA HDD LED (White)




Battery LED1 (White)



Battery LED2 (Amber)



Power button LED (White)



<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Bard/Power Button**

Size: A3	Document Number: Berry	Rev: X00
Date: Thursday, October 22, 2009	Sheet: 66	of: 92


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 67	of 92

SSID = KBC


Internal Keyboard Connector



20.K0421.030
Sec. 20.K0259.030

SSID = Touch.Pad

TouchPad Connector




20.K0320.004

<Core Design>





Title Key Board/Touch Pad		
Size A3	Document Number Berry	Rev X00
Date: Thursday, October 22, 2009	Sheet 68	of 92

AFTP6901 1 +3.3V_ALW
 AFTP6902 1 LID_CLOSE# 1



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h3 style="text-align: center;">Hall Sensor</h3>	
Size A4	Document Number <h2 style="text-align: center;">Berry</h2>	Rev <h2 style="text-align: center;">X00</h2>	
Date: Thursday, October 22, 2009		Sheet 69 of 92	



<Core Design>



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Berry

Rev


X00

Date: Thursday, October 22, 2009

Sheet 70 of 92


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title RESERVED		
Size A4	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 71 of 92


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
RESERVED		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009		Sheet 72 of 92

SSID = User.Interface

Bluetooth Module conn.



(Blanking)

<Core Design>



Title		Reserved	
Size A3	Document Number Berry	Rev X00	
Date: Wednesday, October 14, 2009		Sheet 74	of 92

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number
Berry

Rev
X00

Date: **Wednesday, October 14, 2009**

Sheet **75** of **92**

IO Board CONN 80 pin




<Core Design>




Title		
IO Board Connector		
Size	Document Number	Rev
A3	Berry	X00
Date:	Thursday, October 22, 2009	Sheet 76 of 92

CRT Board Connector




20.F0772.020
SEC. 20.F1035.020


CRT RGB



CRT Hsync & Vsync level shift




CRT DDCDATA & DDCCLK level shift



<Core Design>

SSID = SDIO

Card Reader connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number

Berry



Rev

X00


Date: Thursday, October 22, 2009

Sheet 78 of 92


H1 HTE95BE95R29-R-5-GP H2 HTE95BE95R29-R-5-GP H3 HTE95BE95R29-R-5-GP H4 HTE95BE95R29-R-5-GP H5 HTE95BE95R29-R-5-GP H6 HTE95BE95R29-R-5-GP H7 HTE95BE95R29-R-5-GP H8 HTE95BE95R29-R-5-GP H9 HTE95BE95R29-R-5-GP




CPU Thermal module hole




GPU Thermal module hole




stand off



EMI Reserve




EMI Reserve



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title UNUSED PARTS/EMI Capacitors			
Size A4	Document Number Berry		Rev X00
Date: Thursday, October 22, 2009		Sheet 79	of 92




CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYNC		X	1

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 3K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE




<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU PCIE/STRAPPING(1/5)**


Size: **A3** Document Number: **Berry** Rev: **X00**

Date: Thursday, October 22, 2009 Sheet 80 of 92



** This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC






DDR3/GDDR3 Memory Stuff Option

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	0R/Short	680R
R_MEM_3	DNI	DNI
C_MEM	2.2nF	68pF


DVPDATA[0:3]	Description
1000	DDR3 Samsung-K4W1G1646E-HC12 (800MHz)
0000	DDR3 Hynix-H5TQ1G63BFR-12C (800MHz)

DVPDATA[0:3] Default: Pull down




JTAG SIGNAL OPTION



Signal	Normal mode	Debug mode
TESTEN	"1" (PU)	"1" (PU)
JTAG_TRST#	"0" (PD)	"1" (PU)
JTAG_TCK	CLK	"1" (PU)
JTAG_TMS	"1" (PU)	"1" (PU)




Clock Input Configuration - GDDR3/DDR3
 a) 27MHz crystal connected to XTALIN or XTALOUT or
 b) 27MHz (1.8V) oscillator connected to XTALIN or
 c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)



LVDS Interface










For M97/M96, DPF_VDD18 can be shared with DPE_VDD18
 For M97/M96, DPF_VDD10 can be shared with DPE_VDD10

For dual link DVI using DPA AND DPB, DPA_VDDxx and DPB_VDDxx can be shared respectively
 For dual link DVI using DPC AND DPD, DPC_VDDxx and DPD_VDDxx can be shared respectively



For dual link LVDS, DPE_VDDxx and DPF_VDDxx can be shared respectively






Madison







20090902



Madison


20090902





SSID = Video.PWR.Regulator

RT8208BGQW for +VGA_CORE



$$V_{out} = 0.75V * (R1 + R2) / R2$$

Design Current = 21.94A
24.14A < OCP < 28.53A

PWR_CNTL_0	PWR_CNTL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
H	L	1.05V
L	L	1.1V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
 O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037


<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **RT8208B +VGA CORE**

Size A3	Document Number	Rev
	Arsenal DJ1 Discrete	X00
Date: Thursday, October 22, 2009	Sheet 89	of 92


APL5930 for +1.8V_RUN_VGA



+3.3V_RUN_VGA



APL5930KAI for +1.0V_RUN_VGA



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **DISCRETE VGA POWER**


Size: C Document Number: **Berry** Rev: **X00**

Date: Thursday, October 22, 2009 Sheet: 90 of 92

D15 Intel-Power Up Sequence


(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO



(Blanking)

<Core Design>



Title		
Change History		
Size A3	Document Number Berry	Rev X00
Date: Wednesday, October 14, 2009	Sheet 92 of 92	