

DJ1 Calpella UMA Schematics Document

Arrandale

Intel PCH

2010-04-23

REV : X01

DY : Nopop Component

<Core Design>



Title

Cover Page

Size
A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Monday, April 26, 2010

Sheet 1 of 90

DJ1 UMA Block Diagram

Project code : 91.4EK01.001
 PCB P/N : 48.4EK19.0SB
 Revision : 10212-SB



CPU DC/DC ISL62882 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC RT8205BGQW 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC RT8207GQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC TPS51611 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFX_CORE
MAXIM CHARGER BQ24745	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	



<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Block Diagram**

Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**


Date: Monday, April 19, 2010 Sheet: 2 of 90




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Thermal/Audio Block Diagram			
Size: Custom	Document Number: DJ1 Calpella UMA	Rev: X01	
Date: Friday, April 16, 2010	Sheet 5 of 90		

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k- 10-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-k pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull- up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table


USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

Processor Strapping



Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0




<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.		
Title					
Table of Content					
Size	Document Number			Rev	
A3	DJ1 Calpella UMA			X01	
Date:	Friday, April 16, 2010	Sheet	6	of	90

SSID = CLOCK



FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP585**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 7 of 90

Main:62.10053.601
2nd :62.10040.611
3rd :62.10055.321




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (PCIE/DMI/FDI)**

Size: Document Number **DJ1 Calpella UMA** Rev **X01**

Date: Thursday, April 22, 2010 Sheet 8 of 90



<Core De (G)P




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (DDR)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**


Date: Thursday, April 22, 2010 Sheet 10 of 90




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1:Normal Operation 0:Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



AUBURNDALE

RESERVED

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hei Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU (RESERVED)**


Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Friday, April 16, 2010 Sheet: 11 of 90

+VCC_CORE

PROCESSOR CORE POWER

48A



2010/04/19
X01

CPU1F 6 OF 9

AUBURNDALE







1.1V RAIL POWER

CPU CORE SUPPLY

POWER CPU VIDS

SENSE LINES

- +VCC_CORE
- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- V25 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC





The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

<Core Design>








Title			CPU (VCC CORE)		
Size	Document Number		Rev		
	DJ1 Calpella UMA		X01		
Date:	Thursday, April 22, 2010	Sheet	12	of	90



2010/04/19
X01

Please note that the VTT Rail Values are: Auburndale VTT=1.05V
Clarksfield VTT=1.1V





<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 13 of 90



<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010 Sheet 14 of 90

(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 15 of	90

(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 16	of 90

(Blanking)

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA




Rev

X01

Date: Friday, April 16, 2010


Sheet 17 of 90

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA



Digital Display Interface

<Core Design>


DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**


Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 20 of 90

SSID = PCH



Option to "Disable" clkrun.
Pulling it down will keep the clks running.



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**




Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Thursday, April 22, 2010 Sheet 22 of 90

SSID = PCH



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V_ALW.
 PCIECLKRQ{1,2} should have a 10K pull-up to +3.3V_RUN





<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number **DJ1 Calpella UMA** Rev **X01**

Date: Thursday, April 22, 2010 Sheet 23 of 90




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Wednesday, April 21, 2010 Sheet 26 of 90





<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010 Sheet 27 of 90



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size	Document Number	Rev
	DJ1 Calpella UMA	X01


Date: Friday, April 16, 2010 Sheet 28 of 90

(Blanking)

<Core Design>







Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 29	of 90



AUD_PC_BEEP
Trace width > 15 mils

Close to codec



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec 92HD79B1**

Size	Document Number	Rev
Custom	Arsenal D.II Discrete	X01
Date: Thursday, April 22, 2010	Sheet 30	of 90


(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 31 of	90

SSID = SDIO



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader-RTS5138**

Size: Custom Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 32 of 90

(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 33 of	90

(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 34 of	90

(Blanking)

<Core Design>

	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	--


Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 35 of	90

(Blanking)

<Core Design>



Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 36 of 90




SSID = KBC

MB VERSION

ID	VER1	VER0
X00	0	0
X01	0	1
X02	1	0
A00	1	1

EEP when support RCID function 20L0/02/25



Project option

	GPIO19 (DG DJ DET) (KBC internal pull low)	GPIO24 (KBC BIOS ID) (KBC internal pull low)	GPIO05 (DISCRETE ID) (KBC internal pull low)
DG	0	DIS :1 UMA:0	0
DJ1 DIS/UMA	1	DIS :1 UMA:0	0
DJ2 UMA	1	0	1

(Blanking)

<Core Design>




Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 38 of	90

SSID = Thermal

1. Place near CPU and PCH.

Layout notice :
Both DN1 and DP1 routing 10 mil trace width and 10 mil spacing.




2. System Sensor

Layout notice :
Both DN2 and DP2 routing 10 mil trace width and 10 mil spacing.





3. HW T8 sensor

Layout notice :
Both DN3 and DP3 routing 10 mil trace width and 10 mil spacing.



GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

32K suspend clock output



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
 $V_DEGREE = (((Degree - 75) / 21)$

T8 shutdown is set 88 deg-C.

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	Thermal/Fan Controller EMC2102		
Size	Document Number	Rev	
Custom	DJ1 Calpella UMA	X01	
Date:	Thursday, April 22, 2010	Sheet	39 of 90

(Blanking)

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 40 of 90

(Blanking)

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA


Rev

X01

Date: Friday, April 16, 2010


Sheet 41 of 90

SSID = Reset.Suspend




Run Power



Peak current: 6370mA (HD:1100 ODD:2500)
 Design current: 4459 mA
 11.6A
 Rds=14m ohm ==> 0.09V



Total= 4A



425302_425302_Calpella_S3PowerReduction_WhitePaper
 Revision 0.7



(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 43 of	90

(Blanking)

<Core Design>




Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 44 of	90

(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 45 of	90



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V TEP5L820J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
 H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

PPS51125:

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

R9205B1:

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only
EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

<Core Design>




DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51125_5V/3D3V**

Doc Number: **DJ1 Calpella UMA**

Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 48 of 90




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

DELL


Core Design

ISL62882 CPU CORE

Size A3	Document Number Berry	Rev X01
Date: Monday, April 26, 2010	Sheet 47 of 90	



Design Current = 34A
 Imax=48A
 57.6A<OCP<67.2A




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MNI1R05J Cyntec 1.05mohm/ 68.R3610.20C
 O/P cap: 330U 2V EEF5X0D331XE 6mOhm 3.4Arms Panasonic/79.33719.20L
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037


<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
			ISL62883 CPU CORE	
Title	Document Number Berry			Rev X01
Date: Thursday, April 22, 2010	Sheet 48	of	90	

Modify PU5002 to PTS51116
X01
2010/04/16




Design Current = 0.7A



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5uH PCMC104T-1R5 Cyntec DCR:3.8mohm Isat=33Arms 68.1R510.10J
 O/P cap: 220U 2V EEPXOD221ER 15mohm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: SI7686DP/ POWERPAK-8/ 11mohm/14mohm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mohm/6.1mohm@4.5Vgs/ 84.00460.037
 Switching freq-->400KHz



Design Current = 14.45A
22.71A < OCP < 26.84A

Close to VFB Pin (pin5)

<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51116 +1.5V SUS**

Doc Number: **DJ1 Calpella UMA**




Date: Thursday, April 22, 2010

Sheet 50 of 90

Rev: **X01**

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



$$V_{out} = 0.8V * (R1 + R2) / R2$$

2010/04/19
X01

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
APL5930 +1.8V RUN		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Thursday, April 22, 2010	Sheet 51 of 90

(Blanking)

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA

Rev

X01




Date: Friday, April 16, 2010

Sheet 52 of 90

SSID = VIDEO


Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.








20.20401.015

- AFTP5501 1 +5V_CRT_RUN
- AFTP5508 1 DDC_DATA_CON
- AFTP5503 1 DDC_CLK_CON
- AFTP5506 1 CRT_R
- AFTP5507 1 CRT_G
- AFTP5504 1 CRT_B
- TP5505 1 JVGA_HS
- TP5509 1 JVGA_VS



Hsync & Vsync level shift



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 55 of 90

CLOSE TO TRANSFORMER

(Blanking)

<Core Design>

	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	--

Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 56 of	90

(Blanking)

<Core Design>




Title		
HDMI		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 57 of 90

SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



SSID = Thermal

Fan Connector




<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **ITP/Fan Connector**

Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Thursday, April 22, 2010	Sheet: 58	of 90

SATA HDD Connector



ODD Connector



22.10300.811
 22.10300.421
 22.10300.471

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDD/ODD**

Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Thursday, April 22, 2010	Sheet 59 of 90	

SSID = AUDIO


Speaker Connector

LINE1 OUT



MIC IN

Internal Microphone



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Jack**

Size A3 Document Number **DJ1 Calpella UMA** Rev **X01**

Date: Thursday, April 22, 2010 Sheet 60 of 90

(Blanking)


<Core Design>




Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 61 of	90

SSID = Flash.ROM

SPI FLASH ROM (32M bits) for PCH




SPI FLASH ROM (2M bits) for KBC



SSID = RBATT

RTC Connector



62.70001.011

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**


Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet: 62 of 90


SSID = USB

USB POWER SW
 Main UP7534BRA8-15 P/N:74.07534.079
 SEC AP2101MPG-13 P/N: 74.02101.079







IO Board USB Power



Right USB Power



- AFTP6304 1 +5V_USB2
- AFTP6302 1 USB_P2-
- AFTP6301 1 USB_P2+
- AFTP6306 1 USB_P3-
- AFTP6305 1 USB_P3+



22.10254.451

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB			
Size	Document Number	Rev	
	DJ1 Calpella UMA		X01
Date:	Thursday, April 22, 2010	Sheet	63 of 90

(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 64 of	90

(Blanking)

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 65 of 90


SSID = User.Interface

Battery LED




83.00326.G70
83.01222.K70

HDD LED



BREATHE PWR LED (Front)



<Core Design>



Title LED		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Thursday, April 22, 2010 Sheet 66 of 90		

(Blanking)

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 67 of 90

SSID = KBC


Internal KeyBoard Connector



Main 20.K0259.030
 20.K0461.030
 20.K0421.030

SSID = Touch.Pad

TouchPad Connector




<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Key Board/Touch Pad**

Size A3	Document Number DJ1 Calpella UMA	Rev X01
---------	---	----------------


Date: Thursday, April 22, 2010 Sheet 68 of 90



<Core Design>



Title		
Hall Sensor		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Thursday, April 22, 2010	Sheet 69 of 90





<Core Design>





Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Thursday, April 22, 2010	Sheet 70 of 90	1

SSID = SDIO

SD/XD/MS Card Reader



20.I0109.001
20.I0081.011



<Core Design>



Title		
CARD Reader CONN		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Thursday, April 22, 2010	Sheet 71 of 90

(Blanking)


<Core Design>




Title		
RESERVED		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 72 of 90

SSID = User.Interface

Bluetooth Module conn.



20.F0987.014



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Bluetooth**

Size: A3	Document Number: DJ1 Calpella UMA	Rev: X01
Date: Thursday, April 22, 2010	Sheet: 73	of: 90

(Blanking)

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 74 of 90


(Blanking)

<Core Design>



Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 75 of	90

SSID = PWR.Support



<Core Design>



Title			Rev
IO Board Connector			X01
Size A3	Document Number DJ1 Calpella UMA		
Date: Thursday, April 22, 2010	Sheet 76	of	90

(Blanking)

<Core Design>



Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Friday, April 16, 2010	Sheet 77 of 90









(Blanking)

<Core Design>






















Title		
Reserved		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Friday, April 16, 2010	Sheet 78	of 90








2010/04/20
X01



For Audio EMI
2010/04/19
X01



2010/04/20
X01



34.4F822.002

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 79 of 90

SSID = VIDEO

<Core Design>



Title

Reserved

Size
A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 80 of 90

5

4

3

2

1

D

D

C

C


B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hein Tai Wu Rd., Hsichü, Taipei Hsien 221, Taiwan, R.O.C.	
Reserved			
File			Rev
Size	Document Number		
C	DJ1 Calpella UMA	X01	
Date:	Friday, April 16, 2010	Sheet	81 of 90

5


4


3

2


1

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wo Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A2	DJ1 Calpella UMA	X01
Date	Friday, April 16, 2010	Sheet 82 of 90



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Reserved		
Title		
Size	Document Number	Rev
C	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 83	of 90

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size Document Number Rev

Custom DJ1 Calpella UMA X01

Date: Friday, April 16, 2010 Sheet 84 of 90


5

4

3

2

1



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
Custom	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010	Sheet 85 of 90
------------------------------	----------------

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

DELL	Wistron Corporation	
	21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 86 of	90

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

DELL	Wistron Corporation	
	21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title		
Reserved		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date: Friday, April 16, 2010	Sheet 87 of	90


5

4

3

2

1



5

4

3

2

1

D

D

C

C


B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reserved			
File			Rev
Size	Document Number		
C	DJ1 Calpella UMA	X01	
Date: Friday, April 16, 2010		Sheet 88	of 90

5

4


3

2

1

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	46	2010/04/16	Power team	PU4603 (RT8205) shortage risk	Change to TPS51125	X01
2	50	2010/04/16	Power team	PU5002 (RT8207) shortage risk	Change to TPS51116, DY PR5011	X01
3	49	2010/04/16	EE	PM_PWROK to +1.05V_VTT power down sequence out of SPEC	Modify PC4907=0.022U, PR5004, add R4905=1K	X01
4	55	2010/04/16	EE	For SIV CRT test fail item	Modify RN5504=100 Ohm	X01
5	50	2010/04/16	Power team	Cost down	DY PTC5001	X01
6	53/13	2010/04/19	Power team	Power team request	Change PC5321=0.015U, PC5326=0.01U, PR5312 Mount PC5319, PC5312, PC5311, C1325, C1328, C1323	X01
7	47/12	2010/04/19	Power team	Power team request	Modify PR4705=2,8K, PR4727=1.4K Mount C1214=C1236=C1241=C1208=C1231=10U	X01
8	79	2010/04/19	ME	For EMI	Add SPR1	X01
9	79	2010/04/21-22	EMC	For EMI	Add EC7972-EC7981(DY) Mount EC7938, EC7947, EC7954	X01
10	26/37/47/51/53/	2010/04/21	EE	Cost down	Change 0 Ohm resistance to 0 Ohm pad: R2611, R2603, L3701, PR4706, PR4708, PR4713, PR4718, PR4722, PR4732, PR4738, PR4744, PR4755, PR4764, PR4707, PR4711, PR4776, PR4784, PR4703, PR4704, PR4790, PR5102, PR5310, PR5313, PR5314, PR5317, PR5333	X01
11	60	2010/04/21	EE	for audio vender's segguest	Modify R6009, R6010 to 0 Ohm resistances	X01
12	37	2010/04/21	EE	For version ID	Mount R3722, DY R3725	X01
13	46	2010/04/22	Power team	For power snubber	Mount PR4606=PR4607=2R2, PC4620=330P, PC4621=680P	X01
14	46	2010/04/22	Power team	For OCP	Modify PR4603=140K	X01
15	47	2010/04/23	Power team	For power snubber	Modify PR4717=10K	X01

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History



Size A3	Document Number DJ1 Calpella UMA	Rev X01
------------	--	-------------------

Date: Monday, April 26, 2010 Sheet 89 of 90

DJ1 Calpella UMA-Power Up Sequence

(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO

