


UM3B/UM6B SYSTEM BLOCK DIAGRAM



VER :C3B
PWA:
PWB:










Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	BLANK PAGE
23	HDMI CONN
24	LCD CONN
25	CRT CONN
26	DB CONN
27	SIO (ITE8502)
28	FLASH / RTC
29	MINI-Card (WWAN)
30	MINI-Card (WLAN/WPAN)
31	USB
32	SATA (HDD & CD_ROM)
33	TP / KEYBOARD
34	PWR SWITCH / LED
35	FAN / THERMAL
36	CODEC ALC269
37	LAN(RTL8103M/RJ-45)
38	System Reset Circuit
39	BLANK PAGE
40	1.8V_RUN(RT9018/RT9024)
41	Charger (MAX8731)
42	3V/5V (TPS51427A)
43	1.5_DDR/0.75(TPS51116)
44	1.05V_PCH(TPS51218)
45	1.05_VTT(TPS51218)
46	GFX_VCORE (MAX17028)
47	CPU CORE(MAX17036)
48	Run Power Switch
49	DCin & Batt
50	PAD & SCREW
51	EMI CAP
52	SMBUS BLOCK
53	THERMAL MAP
54	Power Block Diagram
55	Power sequence Block
56	XDP
57	
58	
59	
60	


Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0-S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0-S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0-S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0-S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.05V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,28,31,32,52	Express Card/Min Card	RUN_ON	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.



AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)



Title	AUBURNDLA 3/4	
Size	Document Number	Rev
	UM38/UW6B	1A
Date:	Friday, October 02 2009	Sheet 5 of 59

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

Title: AUBURNDA 4/4		
Size: UM38/UM6B	Document Number: UM38/UM6B	Rev: 1A
Date: Wednesday, September 30, 2009	Sheet: 6 of 59	

VSS

VSS



RESERVED

No need to pull down RSVSD17, 18, 64, & 65, these resistors are for intel internal test only.

Can be left NC is Intel CRM implementation; ESD/DG recommendation to GND



IBEX PEAK-M (DMI, FDI, GPIO)

IBEX PEAK-M (LVDS, DDI)



System Power Management

Digital Display Interface





QUANTA COMPUTER

IBEX PEAK-M 2/6

Size: Document Number UM3B/UM6B Rev 1A

Date: Friday, October 02, 2009 Sheet 7 of 59

IBEX PEAK-M (HDA, JTAG, SATA)





[INVRMEN/ Internal Voltage Regulator Enable] : This signal enables the internal 1.05 V regulators. This signal must be always pulled-up to VccRTC.

Flash Descriptor Security Override


GPIO33	Low = Enabled High = Disabled
--------	----------------------------------

Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted lowthrough an external pull-down in manufacturing or debug environments ONLY.

Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.



JTAG Test Pads are need to put on the same side of mother board.



SATA port 2/3 are not support in HM55. They are only in PM 55

Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.

iTPM ENABLE/DISABLE

TPM Function	
Enable	Mount
Disable	NC (Default)

QUANTA COMPUTER

IBEX PEAK-M 1/6

File: UM38/UM68



Size: Document Number: Rev: 1A

Date: Friday, October 02, 2009 Sheet: 8 of 59

IBEX PEAK-M (PCI,USB,NVRAM)


IBEX PEAK-M (PCI-E,SMBUS,CLK)

Place TX DC blocking caps close PCH.




PCI RST#:
DG(V1.0) P277
Can be left unconnected.
PAR:
SC(V1.0) P36
Can be left unconnected
if not using PCI.
PMB:
DG(V1.0) P277
Can be left unconnected.

CLKOUT_PCI[0..4]:
22 ohm series resistor is recommend
(single & double load) on PDG v1.1




Non-iAMT
Add Buffers as needed for Loading and fanout concerns.



OC0#-OC7#:
DG(V1.0)P214

Pin	Default	Port Mapping
OC0#	Port0	Port1
OC1#	Port2	Port3




PCI_ECLKRQ[0,3,4,5,6,7]# should have a 10K pull-up to +V3.3A.PCI_ECLKRQ[1,2] should have a 10K pull-up to +3.3S





ibxPeak-M_R1P0
CLKOUT_PEG_A_P/N,CLKOUT_PEG_B_P/N,CLKOUT_DMI_P/N, support GEN-1 and GEN-2

CLKOUTFLEX3:
EDS(V1.0) :support 48MHz
33MHz and 14.31818MHz.

CLKOUTFLEX[0..3]:
PDG v1.1: 22 ohm series resistor is recommend (PCI & non PCI routing, single & double load)



IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)



BMBUSY#:
 If not used, require a weak pull-up (8.2- 10 kΩ) to Vcc3.3.
 CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

BMBUSY#:(Intel feedback)
 Follow CRB checklist, 1K is for intel BIOS validation purpose.

WWAN_RADIO_DIS#	1-X High = Strong (Default)
-----------------	-----------------------------



QUANTA COMPUTER
 Title: IBEX PEAK-M 4/6
 Size: Document Number UM35/UM36 Rev 1A
 Date: Friday, October 02, 2009 Sheet 10 of 59

IBEX PEAK-M (GND)

Label	Value	Value	Value
AB10	VSS[0]		
AA10	VSS[1]	VSS[80]	AK30
AA20	VSS[2]	VSS[81]	VK32
AA22	VSS[3]	VSS[82]	VK34
AM15	VSS[4]	VSS[83]	AK34
AA24	VSS[5]	VSS[84]	BK36
AA26	VSS[6]	VSS[85]	AK38
AA30	VSS[7]	VSS[86]	AK46
AA32	VSS[8]	VSS[87]	AK48
AA37	VSS[9]	VSS[88]	AK51
AB17	VSS[10]	VSS[89]	AK8
AB18	VSS[11]	VSS[90]	AK2
AB19	VSS[12]	VSS[91]	AK22
AB20	VSS[13]	VSS[92]	AK24
AB21	VSS[14]	VSS[93]	AM11
AB22	VSS[15]	VSS[94]	BA4
AB23	VSS[16]	VSS[95]	AD24
AB24	VSS[17]	VSS[96]	AM20
AB25	VSS[18]	VSS[97]	AM22
AB26	VSS[19]	VSS[98]	AM24
AB27	VSS[20]	VSS[99]	AM26
AB28	VSS[21]	VSS[100]	AM28
AC2	VSS[22]	VSS[101]	BA42
AC22	VSS[23]	VSS[102]	AM30
AD1	VSS[24]	VSS[103]	AM31
AD12	VSS[25]	VSS[104]	AM32
AD14	VSS[26]	VSS[105]	AM34
AD23	VSS[27]	VSS[106]	AM35
AD30	VSS[28]	VSS[107]	AM38
AD31	VSS[29]	VSS[108]	AM39
AD32	VSS[30]	VSS[109]	AM42
AD34	VSS[31]	VSS[110]	AL20
AD35	VSS[32]	VSS[111]	AM46
AD42	VSS[33]	VSS[112]	AV22
AD46	VSS[34]	VSS[113]	AM48
AD49	VSS[35]	VSS[114]	AM7
AD7	VSS[36]	VSS[115]	AA50
AE2	VSS[37]	VSS[116]	BG10
AE4	VSS[38]	VSS[117]	AN32
AE12	VSS[39]	VSS[118]	AN50
M3	VSS[40]	VSS[119]	AN52
AM40	VSS[41]	VSS[120]	AP12
AF35	VSS[42]	VSS[121]	AP22
AP13	VSS[43]	VSS[122]	AP46
AD24	VSS[44]	VSS[123]	AP49
AF45	VSS[45]	VSS[124]	AP5
AF46	VSS[46]	VSS[125]	AP8
AF47	VSS[47]	VSS[126]	AR2
AF48	VSS[48]	VSS[127]	AR52
AF5	VSS[49]	VSS[128]	AT11
AF50	VSS[50]	VSS[129]	BA12
AG2	VSS[51]	VSS[130]	CA48
AG52	VSS[52]	VSS[131]	AT32
AM11	VSS[53]	VSS[132]	AT36
AM15	VSS[54]	VSS[133]	AT47
AM16	VSS[55]	VSS[134]	AT7
AM24	VSS[56]	VSS[135]	AV12
AM32	VSS[57]	VSS[136]	AV16
AM38	VSS[58]	VSS[137]	AV18
AM42	VSS[59]	VSS[138]	AV20
AM47	VSS[60]	VSS[139]	AV24
AM7	VSS[61]	VSS[140]	AV30
AV19	VSS[62]	VSS[141]	AV34
AJ2	VSS[63]	VSS[142]	AV38
AJ22	VSS[64]	VSS[143]	AV42
VSS[65]		VSS[144]	AV46
AJ23	VSS[66]	VSS[145]	AV49
AJ24	VSS[67]	VSS[146]	AV5
AJ25	VSS[68]	VSS[147]	AV8
AJ4	VSS[69]	VSS[148]	AW14
AJ44	VSS[70]	VSS[149]	AW18
AT6	VSS[71]	VSS[150]	AW2
AK17	VSS[72]	VSS[151]	BF9
AK18	VSS[73]	VSS[152]	AW36
AM41	VSS[74]	VSS[153]	AW38
AM15	VSS[75]	VSS[154]	AW40
AK26	VSS[76]	VSS[155]	AV52
AK27	VSS[77]	VSS[156]	AV1
AK28	VSS[78]	VSS[157]	AV3
AK29	VSS[79]	VSS[158]	AV47

Label	Value	Value	Value
U11			
B11	VSS[159]	VSS[259]	H49
B15	VSS[160]	VSS[260]	H5
B16	VSS[161]	VSS[261]	J24
B17	VSS[162]	VSS[262]	K11
B20	VSS[163]	VSS[263]	K43
B21	VSS[164]	VSS[264]	K47
B35	VSS[165]	VSS[265]	L14
B43	VSS[166]	VSS[266]	L18
B47	VSS[167]	VSS[267]	L2
B7	VSS[168]	VSS[268]	L22
BC12	VSS[169]	VSS[269]	L32
BB12	VSS[170]	VSS[270]	L36
BB16	VSS[171]	VSS[271]	L40
BB20	VSS[172]	VSS[272]	L52
BB24	VSS[173]	VSS[273]	M12
BB28	VSS[174]	VSS[274]	M16
BB30	VSS[175]	VSS[275]	M20
BB34	VSS[176]	VSS[276]	M38
BB38	VSS[177]	VSS[277]	M42
BB42	VSS[178]	VSS[278]	M46
BB46	VSS[179]	VSS[279]	M50
BB5	VSS[180]	VSS[280]	M54
BC10	VSS[181]	VSS[281]	M58
BC14	VSS[182]	VSS[282]	M62
BC18	VSS[183]	VSS[283]	M66
BC22	VSS[184]	VSS[284]	M70
AL2	VSS[185]	VSS[285]	M74
BC32	VSS[186]	VSS[286]	M78
BC36	VSS[187]	VSS[287]	M82
BC40	VSS[188]	VSS[288]	M86
BC44	VSS[189]	VSS[289]	M90
BC52	VSS[190]	VSS[290]	M94
RD48	VSS[191]	VSS[291]	P11
RD49	VSS[192]	VSS[292]	P15
BD5	VSS[193]	VSS[293]	P19
BE12	VSS[194]	VSS[294]	P23
BE16	VSS[195]	VSS[295]	P27
BE20	VSS[196]	VSS[296]	P31
BE24	VSS[197]	VSS[297]	P35
BE28	VSS[198]	VSS[298]	P39
BE30	VSS[199]	VSS[299]	P43
BE34	VSS[200]	VSS[300]	P47
BE38	VSS[201]	VSS[301]	P51
BE42	VSS[202]	VSS[302]	P55
BE46	VSS[203]	VSS[303]	P59
BE50	VSS[204]	VSS[304]	P63
BE54	VSS[205]	VSS[305]	P67
BE58	VSS[206]	VSS[306]	P71
BE62	VSS[207]	VSS[307]	P75
BE66	VSS[208]	VSS[308]	P79
BE70	VSS[209]	VSS[309]	P83
BE74	VSS[210]	VSS[310]	P87
BE78	VSS[211]	VSS[311]	P91
BG10	VSS[212]	VSS[312]	P95
BG14	VSS[213]	VSS[313]	P99
BG18	VSS[214]	VSS[314]	V31
BH11	VSS[215]	VSS[315]	V35
BH15	VSS[216]	VSS[316]	V39
BH19	VSS[217]	VSS[317]	V43
BH23	VSS[218]	VSS[318]	V47
BH27	VSS[219]	VSS[319]	V51
BH31	VSS[220]	VSS[320]	V55
BH35	VSS[221]	VSS[321]	V59
BH39	VSS[222]	VSS[322]	V63
BH43	VSS[223]	VSS[323]	V67
BH47	VSS[224]	VSS[324]	V71
CI2	VSS[225]	VSS[325]	V75
CE0	VSS[226]	VSS[326]	V79
D51	VSS[227]	VSS[327]	W2
E12	VSS[228]	VSS[328]	W52
E16	VSS[229]	VSS[329]	Y11
E20	VSS[230]	VSS[330]	Y12
E24	VSS[231]	VSS[331]	Y15
E30	VSS[232]	VSS[332]	Y18
E34	VSS[233]	VSS[333]	Y23
E38	VSS[234]	VSS[334]	Y28
E42	VSS[235]	VSS[335]	Y30
E46	VSS[236]	VSS[336]	Y31
E48	VSS[237]	VSS[337]	Y32
E8	VSS[238]	VSS[338]	Y38
E8	VSS[239]	VSS[339]	Y43
E8	VSS[240]	VSS[340]	Y46
F9	VSS[241]	VSS[341]	Y49
G10	VSS[242]	VSS[342]	Y5
G14	VSS[243]	VSS[343]	Y5
G18	VSS[244]	VSS[344]	Y6
G22	VSS[245]	VSS[345]	Y6
G32	VSS[246]	VSS[346]	Y7
G36	VSS[247]	VSS[347]	Y7
G40	VSS[248]	VSS[348]	Y7
G44	VSS[249]	VSS[349]	Y7
G52	VSS[250]	VSS[350]	Y7
AF39	VSS[251]	VSS[351]	Y7
H16	VSS[252]	VSS[352]	Y7
H18	VSS[253]	VSS[353]	Y7
H20	VSS[254]	VSS[354]	Y7
H34	VSS[255]	VSS[355]	Y7
H38	VSS[256]	VSS[356]	Y7
H42	VSS[257]	VSS[357]	Y7








**QUANTA
COMPUTER**

Title: **DDR3 DIMM-0**

Size: Document Number **UM3BUJ6B** Rev **1A**

Date: **Friday, October 02, 2009** Sheet **13** of **59**




QUANTA COMPUTER


Title: DDR3 DIMM-1

Size: Document Number UM3B/UM6B Rev 1A




Date: Friday, October 02, 2009 Sheet 14 of 59



Realtek: 0.1uFx3pcs, 22uFx1pcs
IDT: 0.1uFx2pcs, 10uFx1pcs




+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.




PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz


CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.



**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**


 QUANTA COMPUTER		
Title VGA-M92-XT (PCIe)		
Size	Document Number UM3B/UM6B	Rev 1A
Date: <u>Wednesday, September 30, 2009</u> Sheet <u>16</u> of <u>59</u>		

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

		QUANTA COMPUTER
Title: VGA-MB2-XT (PCIe)		
Size: LMSB/UM6B	Document Number:	Rev: 1A
Date: Wednesday, September 30, 2009 Sheet 17 of 69		


**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**


 QUANTA COMPUTER		
Title	VGA-M82-XT (PCIe)	
Size	Document Number UM3B/UM6B	Rev 1A
Date:	Wednesday, September 30, 2009	Sheet 19 of 59





**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title VGA-M92-XT (PCIe)		
Size	Document Number UM3B/UM6B	Rev 1A
Date: Wednesday, September 30, 2009 Sheet 21 of 59		

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**





 QUANTA COMPUTER		
Title VGA-M92-XT (PCIe)		
Size	Document Number UM3B/UM6B	Rev 1A
Date: Wednesday, September 30, 2009 Sheet 22 of 59		








EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCL2/SDAZ Low-level input/output Voltage
 CFG01:CFG00=0:0 VIL:-0.4V VOL:0.6V (Default)
 CGF01:CGF00=0:1 VIL:-0.36V VOL:0.55V
 CGF01:CGF00=1:0 VIL:-0.44V VOL:0.65V
 CGF01:CGF00=1:1 VIL:-0.36V VOL:0.6V


HDMI_PWR_CTRL
 0 is Enable
 1 is Disable



Support the new imbedded diagnostics.






Layout Note:
Setting R,G,B treac
impedance to 50 ohm.














Place near JVGGA1
connector < 200 mil







CLK, LCD and Thermal
Charge and BAT




QUANTA COMPUTER

Title: I/O Controller IT8502


Size: Document Number UM3B/UM6B Rev 1A

Date: Friday, October 02, 2009 Sheet 27 of 59


For EC 8Mbit (1M Byte)







RTC BATTERY










For PCH 32Mbit (4M Byte)



MiniCard WWAN connector







MiniCard WLAN connector




QUANTA COMPUTER


Title		BT/ MINICARD
Size	Document Number	Rev
	UMGB/UM6B	1A
Date:	Friday, October 02, 2009	Sheet 30 of 59




HDD Connector.



UM5與UM3/6不同, 只差在高度, footprint沒變





UM5/UM5B
PN: DFHS22FR137
Mfr: 67492-1224




UM3/UM3B/UM6/UM6B
PN:
Mfr: 67492-1730

ODD Connector



Place caps close to connector.

REV FOR 15.6"



DG: Place TX cap close to connector





Title SATA (HDD&CD_ROM)		
Size	Document Number UMGB/UM6B	Rev 1A
Date:	Friday, October 02, 2009	Sheet 32 of 59


KEYBOARD CONNECTOR

Top side

[27] KSO[0..17]
[27] KSI[0..7]



DFFC06FR022




**QUANTA
COMPUTER**

Title: TOUCH PAD, KB CONN

Size	Document Number UMGB/UM6B	Rev 1A
------	------------------------------	-----------


Date: Friday, October 02, 2009 Sheet 33 of 59

Power



WHITE


HDD activity LED.



Ray 8/12

WHITE


Battery



WHITE (2 : 4)



ORANGE (1 : 3)

Power button Cable



PIN2,3 connect to POWER_SW_IN0#


3VALW ON POWER LOGIC




Title SWITCH, KEYBOARD & LED&Touch Screen Module		
Size	Document Number UMGB/UM6B	Rev 1A
Date:	Friday, October 02, 2009	Sheet 34 of 59


FAN CONTROL

6/23 COPY FROM RM6



Thermal Sensor





AVDD1, AVDD2 TYP=48mA

AVDD1, AVDD2 TYP=48mA

DVDD & DVDD-IO TYP=50mA

Analog Plane

Digital Plane

PD#=0V : Power down Class D SPK amplifier
 PD#=3.3V : Power up Class D SPK amplifier

Reserve RC for EMI


R235	1	2	2	SJ 0402
R231	1	2	2	SJ 0402
R234	1	2	2	SJ 0402
R228	1	2	2	SJ 0402
R229	1	2	2	SJ 0402
R230	1	2	2	SJ 0402

Digital GND Analog GND
 Tied at one point only under the
 ALC269 or near the ALC269


QUANTA COMPUTER

Title: AUDIO CODEC


Size: UM35/UM6B	Document Number: UM35/UM6B	Rev: 1A
Date: Friday, October 02, 2009	Sheet: 36	of 59



Note 1: The Trace length between R111 and 8111DL's Pin 1 must be within 0.5 cm. C199 and C171 to R111 must be within 0.5cm. Refer to Layout guide for more detail.




TRANSFORMER



ISOLATEB
 Datasheet (V1.4)P5:
 Used to isolate the RTL8111DL from the PCI-E bus. RTL8111DL will not drive its PCI-E outputs (excluding LANWAKEB) and will not sample its PCI-E input as long as the isolate pin is asserted. Realtek feed back:
 進入S3,S4,S5要拉low 離開S3,S4,S5要拉high for WOL support

RJ-45 Connector COPY FROM UM2





For EMI

QUANTA COMPUTER

Title: LAN

Size: Document Number UM3B/UM3B Rev 1A

Date: Friday, October 02, 2009 Sheet 37 of 59



1

2

3

4

5

A

A

B


B

C

C

D

D

 QUANTA COMPUTER		
Title Battery Selector		
Size	Document Number UMGB/UMGB	Rev 1A
Date: Wednesday, September 30, 2009		
Sheet 39 of 59		5


1

2

3

4

5



+1.8V_RUN for CPU and PCH 1.8V

09/08: remove PJP11 and PJP18, change PR148 from 0 ohm to shot jump


Title		
+1.8V_RUN_GFX (RT9024PE) & +1.8V_RUN(RT9018B)		
Size	Document Number UMGB/UM6B	Rev 1A
Date:	Friday, October 02, 2009	Sheet 40 of 59

Continuous current : 13A
Rds(on) : 18mohm

Continuous current : 13A
Rds(on) : 18mohm

8/20: Add PC186, PC187, PC188, PC189 and PC190 for EMC solution

8/4: Change PQ30 and PQ25 from AO4496 to FDS8884



09/08: change PR152 from 0 ohm to shot jump


Max Charging current setting 4.7A

09/08: change PR59, PR60, PR64, PR66, PR55 from 0 ohm to shot jump

09/08: remove PJP8, PJP9, PJP12 and PJP15

8/20: Add PC207, PC208, PC209 and PC210 for EMC solution

8/20: Add PC203, PC204, PC205 and PC206 for EMC solution



Place these CAPs close to MOSFETS

Place these CAPs close to MOSFETS

+5V_SUS
Fs=400K
TDC : 5.83A
Peak current : 8.33A
OCP:10A

+3.3V_ALW
Fs=300K
TDC : 8.23A
Peak : 11.77A
OCP:14A

7/20: Change PU4 from PM6686 to TPS51427A
7/20: Change PR68 from 267k to 294k
7/20: Change PR56 from 162k to 340k
8/19: Add snubber PR131 and PC122

Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	400 kHz	200 kHz
Channel2 Fs	500 kHz	300 kHz	300 kHz

QUANTA COMPUTER

Title: 3.3V_ALW / 5V_ALW(TPS51427ARHBR)

Size: Document Number UMGB/UM6B Rev 1A


Date: Friday, October 02, 2009 Sheet 42 of 59

09/08: change PR110 and PR111 from 0 ohm to shot jump
 09/08: remove PJP4, PJP5, PJP6 and PJP7

8/20: Add PC211, PC212, PC213 and PC214
 for EMC solution

7/20: Change PQ20 and PQ21 symbol
 8/19: Add snubber PR107 and PC95

Place these CAPS
 close to MOSFETS




+1.5V_SUS
 TDC : 7.8A
 Peak current : 11.15A
 OCP: 13.38A
 Frequency : 280KHz

Mode	Discharge Mode
GND	Non-Tracking Discharge

VDDQSET	VDDQSNS	VTT&VTTREF
VDDP	+1.8V	VDDQ/2
GND	+1.5V	VDDQ/2

Frequency Setting	
TON (RTON=PR112)	909kΩ
Frequency	280kHz

Current Limiting Setting :
 $R_{trip}(Kohm) = 100 * (I_{ocp} - 0.5 * I_{ripple}) * R_{ds(on)}$




09/08: remove PJP21 and PJP22
 8/20: Add PC199, PC200, PC201 and PC202
 for EMC solution

Place these CAPS
 close to MOSFETS

+1.05V_PCH
 Frequency : 300KHz
 TDC : 4.91A
 Peak current : 7.021A
 OCP : 8.43A

7/20: Change PR176 from 47k to 52.3k
 8/19: Add snubber PR178 and PC181
 8/19: Remove PJP20

Title		
<Title>		
Size	Document Number	Rev
CustomUMGB/UMGB		1A
Date:	Friday, October 02, 2009	Sheet 44 of 59



Place these CAPS close to MOSFETs

+CPU_VTT
Frequency : 300KHz
TDC : 12.64A
Peak current : 18.06A
OCP: 21.67A

7/20: Change PR167 from 47k to 97.6k
09/08: remove PJP14, PJP17 and PJP19


[38] CPU_VTT_PWRGD

[38,40,43,44,48] RUN_ON


Title		
<Title>		
Size	Document Number	Rev
Custom	UMGB/UMGB	1A
Date:	Friday, October 02, 2009	Sheet 45 of 59

8/19: Change PR105, PR135 and PR142 for Load Line
 8/19: Change PR126 and PR127 for OCP
 8/19: Add snubber PR133 and PC124
 8/19: Change PR102 for IMON

7/22: PQ24 from BAM44960000 to BAM49210000
 PQ29 from BAM67040000 to BAM48330000



8/26: Change PC83 and PR102 for IMON
 09/08: change PR91 and PR104 from 0 ohm to shot jump
 09/08: remove PJP10, PJP13 and PJP16



Default Vcc_Core voltage is 1.0500V

QUANTA COMPUTER



Title: VGA DC/DC

Size: Document Number UM3B/UM6B Rev 1A


Date: Friday, October 02, 2009 Sheet 46 of 59

8/26: Change PR30 from 19k to 9.53k

7/21: Change PL8, PL9 from ETQP4LR36WFC to ETQP4LR36AFC
 8/4: Change PQ3, PQ8, PQ12 from AOL1448 to NTMFS4943
 8/4: Change PQ34, PQ37, PQ38, PQ39 from AOL1718 to NTMFS4935N
 09/08: change PR23, PR35 and PR44 from 0 ohm to shot jump
 09/08: remove PJP3 and PJP2
 09/08: Change VDD and CSP3 from +5V_SUS to +5V_RUN
 09/08: CSP3 and CSN3 add 0 ohm (PR179 and PR180)







8/20: Add PC191, PC192, PC193, PC194, PC195, PC196, PC197, PC198 for EMC solution




8/13: Change for Load Line and IMON regulator
 change PR26 from 9.53k to 15.8k
 change PR36 from 6.8k to 7.32k
 change PR159, PR162 from 3.4k to 4.53k
 change PR160, PR163 from 1.8k to 2.61k
 change PC28 from 0.1uF to 33nF

8/13: NC output cap PC19 and PC20


Title		
CPU core (MAX17036)		
Size	Document Number	Rev
UMSB/UUMB		1A
Date:	Friday, October 02, 2009	Sheet 47 of 59

























8/20: Add PC184 and PC185 for EMC solution



ZM1





Title DCIN,BATT CONNECTOR		
Size	Document Number UMGB/UM6B	Rev 1A
Date:	Friday, October 02, 2009	Sheet 49 of 59





WLAN

BOT
QPN: FBFM8001010



BT TOP
QPN: FBCW4003010



Title SCREW PAD		
Size	Document Number UMGB/UM6B	Rev 1A
Date:	Wednesday, September 30, 2009	Sheet 50 of 59

Reserved for EMI.

5

4

3

2

1

D

D

C


C

B

B

A

A

 QUANTA COMPUTER		
Title EMI CAP		
Size	Document Number UMGB/UMGB	Rev 1A
Date: Wednesday, September 30, 2009		
Sheet 51 of 59		



5


4


3

2


1







UM3 Power Design Block Diagram 2009/07/28



- (1) +PWR_SRC
- (2) +5V_ALW
- (3) POWER_SW_IN0
- (4) 3.3V_ALW_ON, +3.3V_ALW, ALW_ON
- (5) SUS_ON
- (6) +5V_SUS, +3.3V_SUS, +1.5V_SUS, 1.5V_DDR_PWRGD
- (7) ICH_RSMRST#, SIO_PWRBTN#
- (8) SIO_SLP_S5#, SIO_SLP_S4#, SIO_SLP_S3#
- (9) RUN_ON
- (10) +5V_RUN, +3.3V_RUN, +1.5V_RUN, +1.8V_RUN, +1.05V_VTT, +1.05V_PCH & PWRGD, +0.75V_RUN
- (11) HWPG, H_PWRGOOD
- (12) IMVP_VR_ON
- (13) +VCC_CORE, IMVP_PWRGD, CK_PWRGD
- (14) PCH_PWRGD
- (15) H_PWRGOOD
- (16) PLTRST#

1 2 3 4 5 6 7 8

A

A

B

B


C

C

D

D

1 2 3 4 5 6 7 8

 QUANTA COMPUTER		
Title: SMBUS BLOCK		
Size	Document Number	Rev
	UM3B/UM6B	1A
Date:	Wednesday, September 30, 2009	Sheet 56 of 59