

PEQAE

Erie 10AS/10ASG


LA-7291P REV 1.0 Schematic


**AMD Llano FS1 Processor / Hudson M2/M3
Whistler LP & Whistler Pro**

2011-04-26 Rev 1.0

Toshiba Satellite P7xx P755

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date	Thursday, May 05, 2011
				Sheet	1 of 52





Voltage Rails

(0 MEANS ON X MEANS OFF)

power plane State	+RTCVC	B+	+5VL +3VL	+5VALW +3VALW +1.1VALW +VSB	+1.5V +3V +1.05V	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +CPU_CORE +CPU_CORE_NB +VGA_CORE +3VSG +1.8VSG +1.5VSG +1.0VSG
S0	0	0	0	0	0	0
S1	0	0	0	0	0	0
S3	0	0	0	0	0	X
S5 S4/AC	0	0	0	0	X	X
S5 S4/ Battery only	0	0	0	X	X	X
S5 S4/AC & Battery don't exist	0	X	X	X	X	X

BTO Option Table

Function	HDMI				SKU		
description	HDMI				SKU		
explain	UMA PowerXpress	Discrete	COMMON	CEC	UMA	PowerXpress	Discrete
BTO	IHDMI@	DHDMI@	HDMI@	CEC@	UMA@	UMA@+VGA@+PX@	VGA@+DIS@

Function	MINI PCI-E SLOT	LAN			Fingerprint	CIR	KB Light
description	3G	LAN			Fingerprint	CIR	KB Light
explain	3G	10/100M		GIGA	Fingerprint	CIR	KB Light
BTO	3G@	8105ELD0@	8105ESWR@	8111E@	FP@	CIR@	KBL@

Function	Felica	G-SENSOR	Cam & Mic	Panel		
description	Felica	G-SENSOR	Cam & Mic	Panel (DIS@)		
explain	Felica	G-SENSOR	Cam & Mic	3D LVDS	eDP	Non-3D & EDP
BTO	FELICA@	GSENSOR@	CAM@	3D@+NOEDP@	EDP@	NO3D@+NOEDP@

Function	GPIO for PowerXpress		Chipset			
description	PowerXpress (PX@)		FCH		GPU	
explain	PowerXpress Enable		Crossfire Enable		Hudson-M3	Whistler Pro
BTO	PXSEN@		CROSSEN@		HUDM3R1@	WHPROR3@

Function	PowerXpress		Renesas USB3.0	FCH		EC	
description	PowerXpress		Renesas USB3.0	FCH		EC	
explain	BACO mode	Non-BACO	Renesas USB3.0	Hudson-M2	Hudson-M3	KB-930	KB-9012
BTO	BACO@	NOBACO@	RENE@	M2@	M3@	KB930@	KB9012@

FCH SM Bus Address (SCL0/SDA0)

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 000X b
+3VS	DDR SO-DIMM 1	A2 H	1010 001X b
+3VS	WLAN		
+3VS	3G		

EC SM Bus1 Address



Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	HDMI-CEC	34 H	0011 0100 b
Power	Device	HEX	Address
+3VL	Cap. Sensor		Virtual I2C

EC SM Bus2 Address



Power	Device	HEX	Address
+3VS	CPU Thermal Sensor	98 H	1001 1001 b
+3VS	GPU Thermal Sensor	82 H	1000 0010 b
+3VS	G-Sensor	40 H	0100 0000 b
+3VS	Light Sensor	52 H	0101 0010 b
+3VS	LVDS EEPROM	A8 H	1010 1000 b
+3VS	3D - Bootloader	C0 H	1100 0000 b
+3VS	3D - Slave	60 H	0110 0000 b

STATE	SIGNAL	SLP_S3#	SLP_S5#
Full ON		HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH
S4 (Suspend to Disk)		LOW	HIGH
S5 (Soft OFF)		LOW	LOW
G3		LOW	LOW

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/11/11		Deciphered Date		2011/11/11		Title	
								SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
				Customer		Document Number		Rev B	
						4019CQ			
				Date:		Thursday, May 05, 2011		Sheet 4 of 52	




Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number	4019CQ	Rev B
					Custom		
Date: Thursday, May 05, 2011					Sheet	5	of 52




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ	
				Rev	B	
Date: Thursday, May 05, 2011				Sheet	6	of 52

To LVDS Translator



Close to APU




100MHz (SS)




100MHz (NSS)




SB-TSI




Close to R38 and R39



Add SVC/SVD pull-up to +1.5V for leakage issue on DVT



Close to JHDT



Close to JHDT




Close to JHDT




Close to JHDT



Close to JHDT



Close to JHDT



Close to JHDT



Close to JHDT



Close to JHDT




Close to JHDT




JAPUD




DISPLAY PORT 0



DISPLAY PORT 1



CLK




SER.



CTRL



JTAG



RSVD



SENSE




AMD_TOPEDO_FS-1




VSS_SENSE




VDDP_SENSE



VDDNB_SENSE



VDDIO_SENSE



VDD_SENSE



VDDOR_SENSE



VSS_SENSE



VDDP_SENSE




VDDNB_SENSE



APUD



DISPLAY PORT MISC.



DP0_AUXP



DP1_AUXP



DP2_AUXP




DP3_AUXP



DP4_AUXP



DP5_AUXP



DP0_HPDP



DP1_HPDP



DP2_HPDP



DP3_HPDP



DP4_HPDP



DP5_HPDP



DP_BLOK



DP_ENVDD



DP_INT_PWM



DP_AUX_ZVSS



DP0_AUXP



DP1_AUXP



DP2_AUXP


APUD



DISPLAY PORT MISC.




DP0_AUXP



DP1_AUXP




DP2_AUXP



DP3_AUXP




DP4_AUXP




DP5_AUXP




DP0_HPDP




DP1_HPDP




DP2_HPDP



DP3_HPDP




DP4_HPDP




DP5_HPDP




DP_BLOK




DP_ENVDD




DP_INT_PWM




DP_AUX_ZVSS



DP0_AUXP



DP1_AUXP



DP2_AUXP


APUD



DISPLAY PORT MISC.



DP0_AUXP



DP1_AUXP




DP2_AUXP



DP3_AUXP



DP4_AUXP



DP5_AUXP




DP0_HPDP




DP1_HPDP




DP2_HPDP



DP3_HPDP



DP4_HPDP



DP5_HPDP



DP_BLOK



DP_ENVDD




DP_INT_PWM




DP_AUX_ZVSS



DP0_AUXP




DP1_AUXP




DP2_AUXP


APUD



DISPLAY PORT MISC.



DP0_AUXP



DP1_AUXP




DP2_AUXP



DP3_AUXP



DP4_AUXP



DP5_AUXP



DP0_HPDP




DP1_HPDP



DP2_HPDP



DP3_HPDP



DP4_HPDP




DP5_HPDP




DP_BLOK







HPD




Panel ENBKL




Panel ENVDD



SB-TSI









Panel PWM



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/11/11		Deciphered Date		2011/11/11		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC MB A7291			
						Document Number			
						4019CQ			
						Rev			
						B			
						Date: Thursday, May 05, 2011			
						Sheet 9 of 52			

DDR3 SO-DIMM B Standard Type



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A7291	
Size		Document Number		Rev	
Custom		4019CQ		B	
Date		Thursday, May 05, 2011		Sheet 11 of 52	

Change SODIMM Smbus address to A2(SA0=1, SA1=0) on DVT

<5> PCIE_FTX_C_GRX_P[0..15] <5> PCIE_FTX_C_GRX_N[0..15]

PCIE GTX C FRX P[0..15] PCIE GTX_C_FRX_P[0..15] <5>
PCIE GTX C FRX N[0..15] PCIE GTX_C_FRX_N[0..15] <5>

VGA_INV_T_PWM 1 2
RV4 10K_0402_5%
VGA_ENVDD 1 2
RV5 10K_0402_5%

UV1A WHPOR3@

PCIE_FTX_C_GRX_P0 AA38 PCIE_RX0P
PCIE_FTX_C_GRX_N0 Y37 PCIE_RX0N
PCIE_FTX_C_GRX_P1 Y35 PCIE_RX1P
PCIE_FTX_C_GRX_N1 W36 PCIE_RX1N
PCIE_FTX_C_GRX_P2 W38 PCIE_RX2P
PCIE_FTX_C_GRX_N2 V37 PCIE_RX2N
PCIE_FTX_C_GRX_P3 V35 PCIE_RX3P
PCIE_FTX_C_GRX_N3 U36 PCIE_RX3N
PCIE_FTX_C_GRX_P4 U38 PCIE_RX4P
PCIE_FTX_C_GRX_N4 T37 PCIE_RX4N
PCIE_FTX_C_GRX_P5 T35 PCIE_RX5P
PCIE_FTX_C_GRX_N5 R36 PCIE_RX5N
PCIE_FTX_C_GRX_P6 R38 PCIE_RX6P
PCIE_FTX_C_GRX_N6 P37 PCIE_RX6N
PCIE_FTX_C_GRX_P7 P35 PCIE_RX7P
PCIE_FTX_C_GRX_N7 N36 PCIE_RX7N
PCIE_FTX_C_GRX_P8 N38 PCIE_RX8P
PCIE_FTX_C_GRX_N8 M37 PCIE_RX8N
PCIE_FTX_C_GRX_P9 M35 PCIE_RX9P
PCIE_FTX_C_GRX_N9 L36 PCIE_RX9N
PCIE_FTX_C_GRX_P10 L38 PCIE_RX10P
PCIE_FTX_C_GRX_N10 K37 PCIE_RX10N
PCIE_FTX_C_GRX_P11 K35 PCIE_RX11P
PCIE_FTX_C_GRX_N11 J36 PCIE_RX11N
PCIE_FTX_C_GRX_P12 J38 PCIE_RX12P
PCIE_FTX_C_GRX_N12 H37 PCIE_RX12N
PCIE_FTX_C_GRX_P13 H35 PCIE_RX13P
PCIE_FTX_C_GRX_N13 G36 PCIE_RX13N
PCIE_FTX_C_GRX_P14 G38 PCIE_RX14P
PCIE_FTX_C_GRX_N14 F37 PCIE_RX14N
PCIE_FTX_C_GRX_P15 F35 PCIE_RX15P
PCIE_FTX_C_GRX_N15 E37 PCIE_RX15N

PCI EXPRESS INTERFACE


CLOCK
PCIE_REFCLKP
PCIE_REFCLKN
CALIBRATION
PCIE_CALRP
PCIE_CALRN

<22> CLK_PEG_VGA CLK_PEG_VGA# AB35
<22> CLK_PEG_VGA# CLK_PEG_VGA# AA36
RV1 2 1
RV1 10K_0402_5%
VGA_RST# AA30

216-0772000-PRO_FCBGA962

PCIE GTX FRX P0 CV1 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P0
PCIE GTX FRX N0 CV2 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N0
PCIE GTX FRX P1 CV3 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P1
PCIE GTX FRX N1 CV4 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N1
PCIE GTX FRX P2 CV5 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P2
PCIE GTX FRX N2 CV6 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N2
PCIE GTX FRX P3 CV7 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P3
PCIE GTX FRX N3 CV8 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N3
PCIE GTX FRX P4 CV9 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P4
PCIE GTX FRX N4 CV10 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N4
PCIE GTX FRX P5 CV11 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P5
PCIE GTX FRX N5 CV12 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N5
PCIE GTX FRX P6 CV13 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P6
PCIE GTX FRX N6 CV14 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N6
PCIE GTX FRX P7 CV15 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX P7
PCIE GTX FRX N7 CV16 1 2 VGA@ 0.1U 0402 16V7K PCIE GTX C FRX N7
PCIE GTX FRX P8 CV17 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P8
PCIE GTX FRX N8 CV18 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N8
PCIE GTX FRX P9 CV19 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P9
PCIE GTX FRX N9 CV20 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N9
PCIE GTX FRX P10 CV21 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P10
PCIE GTX FRX N10 CV22 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N10
PCIE GTX FRX P11 CV23 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P11
PCIE GTX FRX N11 CV24 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N11
PCIE GTX FRX P12 CV25 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P12
PCIE GTX FRX N12 CV26 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N12
PCIE GTX FRX P13 CV27 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P13
PCIE GTX FRX N13 CV28 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N13
PCIE GTX FRX P14 CV29 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P14
PCIE GTX FRX N14 CV30 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N14
PCIE GTX FRX P15 CV31 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX P15
PCIE GTX FRX N15 CV32 1 2 DIS@ 0.1U 0402 16V7K PCIE GTX C FRX N15

For PowerXpress



216-0772000-PRO_FCBGA962


AK27 VGA_INV_T_PWM
AJ27 VGA_ENVDD

AK35 VGA_TZCLK+
AJ36 VGA_TZCLK-
AJ38 VGA_TZOUT0+
AK37 VGA_TZOUT0-
AH35 VGA_TZOUT1+
AJ36 VGA_TZOUT1-
AG38 VGA_TZOUT2+
AH37 VGA_TZOUT2-
AE35
AG36

AP34 VGA_TXCLK+
AB34 VGA_TXCLK-
AW37 VGA_TXOUT0+
AU35 VGA_TXOUT0-
AR37 VGA_TXOUT1+
AU39 VGA_TXOUT1-
AP35 VGA_TXOUT2+
AR35 VGA_TXOUT2-
AP36
AP37

For FHD 3D Panel








For Single Channel LVDS





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/11/11		Deciphered Date		2011/11/11		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC MB A7291					
								Size		Document Number		Rev	
								Custom		4019CQ		B	
								Date:		Thursday, May 05, 2011		Sheet 12 of 52	

Strap Name	Pin Name	Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN	V2SYNCR	VIP Device Strap Enable indicates to the software driver (internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPIO9	VGA Disable determines (internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: full Tx output swing	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPIO13	GPIO13,12,11 (config 2.1.0) : (internal PD) memory apertures a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. 128 MB 000	001
CONFIG[1]	GPIO12	b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 64 MB 010	
CONFIG[0]	GPIO11	32 MB 011	
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device (internal PD) 1: Enable 0: Disable	0
AUD[1]	HSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected	11
AUD[0]	VSYNCR	11: Audio for both DisplayPort and HDMI	
BIF_GEN2_EN	GPIO2	0: Advertises the PCI-E device as 2.5 GT/s capable at power-on 1: Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	H2SYNCR GENLCK GPIO8 GPIO21	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	NC


Don't have this strap for Whistler








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	8
Date: Thursday, May 05, 2011				Sheet	15 of 52



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAISON SYSTEMS CORPORATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date	Thursday, May 05, 2011
				Sheet	16 of 52



Memory Partition A - Lower 32 bits



- MDA[0..63] <14,19>
- MAA[0..13] <14,19>
- DQMA[0..7] <14,19>
- DQSA[0..7] <14,19>
- DQSA#[0..7] <14,19>
- A_BA[0..2] <14,19>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	4019CQ
				Rev	B
				Date:	Thursday, May 05, 2011
				Sheet	18 of 52

Memory Partition A - Upper 32 bits




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Rev	B
				Date:	Thursday, May 05, 2011
				Sheet	19 of 52

Memory Partition C - Lower 32 bits




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	SCHEMATIC MB A7291 Size Document Number Custom 4019CQ Rev B		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IN EITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Thursday, May 05, 2011 Sheet 20 of 52		

Memory Partition C - Upper 32 bits



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	4019CQ
Date: Thursday, May 05, 2011				Sheet 21	of 52



3D_EN# (Internal 15K PU)

3D_EN#	H	L
SKU	Non-3D	3D(LVDS/eDP)


PXS_EN# (Internal 15K PU)

PXS_EN#	H	L
SKU	Non-PowerXpress	PowerXpress


CROSS_EN# (Internal 8.2K PU)

CROSS_EN#	H	L
SKU	Non-CrossFire	CrossFire







Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11		Deciphered Date	2011/11/11		Title	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						4019CQ	4019CQ	Rev B
						Date: Thursday, May 05, 2011	Sheet 22 of 52	




HDD
<31> SATA_FTX_DRX_P0
<31> SATA_FTX_DRX_N0
<31> SATA_FRX_C_DTX_N0
<31> SATA_FRX_C_DTX_P0
ODD
<31> SATA_FTX_DRX_P1
<31> SATA_FTX_DRX_N1
<31> SATA_FRX_C_DTX_N1
<31> SATA_FRX_C_DTX_P1



To avoid LED flashing












U18
HUDSON-2
HUDM3R3@
HDMI@
HDMI_EN# (Internal 8.2K PU)
HDMI_EN#
H
L
SKU
Non-HDMI SKU
HDMI SKU
Add R454 and R455 for UMA CRT DDC pull-high on DVT
UMA CRT DATA
UMA CRT CLK
UMA CRT R
UMA CRT G
UMA CRT B
UMA CRT HSYNC
UMA CRT VSYNC
UMA CRT DATA
UMA CRT CLK
VGA_RED
VGA_GREEN
VGA_BLUE
VGA_HSYNC/GPI068
VGA_VSYNC/GPI069
VGA_DDC_SDA/GPI070
VGA_DDC_SCL/GPI071
VGA_DAC_RSET
AUX_VGA_CH_P
AUX_VGA_CH_N
AUXCAL
ML_VGA_L0P
ML_VGA_L0N
ML_VGA_L1P
ML_VGA_L1N
ML_VGA_L2P
ML_VGA_L2N
ML_VGA_L3P
ML_VGA_L3N
ML_VGA_TXP0
ML_VGA_TXN0
ML_VGA_TXP1
ML_VGA_TXN1
ML_VGA_TXP2
ML_VGA_TXN2
ML_VGA_TXP3
ML_VGA_TXN3
FCH_CRT_HPD
FCH_CRT_HPD
VINO/GPI0175
VINI/GPI0176
VIN2/SDAT1_I/GPI0177
VIN3/SDAT0_I/GPI0178
VIN4/SDAT0_I/GPI0179
VIN5/SCLK_I/GPI0180
VIN6/GBE_STAT3/GPI0181
VIN7/GBE_LED3/GPI0182
NC1
NC2
NC3
NC4
NC5
HUDSON-M3_FC8GA656



HDMI_EN# (Internal 8.2K PU)


HDMI_EN#	H	L
SKU	Non-HDMI SKU	HDMI SKU

Add R454 and R455 for UMA CRT DDC pull-high on DVT



STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	ENABLE DEBUG STRAP	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM (INTERNAL 10K PULL-UP)	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	DISABLE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



DEBUG STRAPS


FCH HAS 15K INTERNAL PU-UP FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





CRT Power Down Circuit

VGA_PD: Support CRT power saving
L: MLDAC power on
H: MLDAC power off







Place via on each trace bus and let resistor very close the via

<27> APU_TXOUT0+		1 UMAC 2 R262 0.0402 5%	LVDS_TXOUT0+
<27> APU_TXOUT0-		1 UMAC 2 R263 0.0402 5%	LVDS_TXOUT0-
<27> APU_TXOUT1+		1 UMAC 2 R265 0.0402 5%	LVDS_TXOUT1+
<27> APU_TXOUT1-		1 UMAC 2 R264 0.0402 5%	LVDS_TXOUT1-
<27> APU_TXOUT2+		1 UMAC 2 R298 0.0402 5%	LVDS_TXOUT2+
<27> APU_TXOUT2-		1 UMAC 2 R277 0.0402 5%	LVDS_TXOUT2-
<27> APU_TXOUT_CLK+		1 UMAC 2 R297 0.0402 5%	LVDS_TXCLK+
<27> APU_TXOUT_CLK-		1 UMAC 2 R296 0.0402 5%	LVDS_TXCLK-
<27> UMA_LCD_CLK		1 UMAC 2 R300 0.0402 5%	LVDS_EDID_CLK
<27> UMA_LCD_DATA		1 UMAC 2 R299 0.0402 5%	LVDS_EDID_DATA
<9>27 APU_INV_T_PWM		R332 0.0402 5%	LED_PWM
<9> APU_ENVDD		R350 0.0402 5%	LCD_ENVDD
<9> APU_ENBKL		R357 0.0402 5%	EC_ENBKL <38>

For DISCRETE


<12> VGA_TXOUT0+			1 DIS $\otimes$ 2	RV331	0.0402 5%	LVDS_TXOUT0+
<12> VGA_TXOUT0-			1 DIS $\otimes$ 2	R308	0.0402 5%	LVDS_TXOUT0-
<12> VGA_TXOUT1+			1 DIS $\otimes$ 2	R317	0.0402 5%	LVDS_TXOUT1+
<12> VGA_TXOUT1-			1 DIS $\otimes$ 2	R316	0.0402 5%	LVDS_TXOUT1-
<12> VGA_TXOUT2+			1 DIS $\otimes$ 2	R308	0.0402 5%	LVDS_TXOUT2+
<12> VGA_TXOUT2-			1 DIS $\otimes$ 2	R302	0.0402 5%	LVDS_TXOUT2-
<12> VGA_TXCLK+			1 DIS $\otimes$ 2	R305	0.0402 5%	LVDS_TXCLK+
<12> VGA_TXCLK-			1 DIS $\otimes$ 2	R305	0.0402 5%	LVDS_TXCLK-
<13> VGA_LCD_CLK			1 DIS $\otimes$ 2	R314	0.0402 5%	LVDS_EDID_CLK
<13> VGA_LCD_DATA			1 DIS $\otimes$ 2	R314	0.0402 5%	LVDS_EDID_DATA
<12> VGA_INVT_PWM			1 DIS $\otimes$ 2	R349	0.0402 5%	LED_PWM
<12> VGA_ENVDD			1 DIS $\otimes$ 2	R356	0.0402 5%	LCD_ENVDD
<13> VGA_ENBKL			1 DIS $\otimes$ 2	R358	0.0402 5%	EC_ENBKL

<12> VGA_TZOUT0+		1 3D @ 2 R500 0_0402_5%	LVDS_TZOUT0+
<12> VGA_TZOUT0-		1 3D @ 2 R501 0_0402_5%	LVDS_TZOUT0-
<12> VGA_TZOUT1+		1 3D @ 2 R502 0_0402_5%	LVDS_TZOUT1+
<12> VGA_TZOUT1-		1 3D @ 2 R503 0_0402_5%	LVDS_TZOUT1-
<12> VGA_TZOUT2+		1 3D @ 2 R504 0_0402_5%	LVDS_TZOUT2+
<12> VGA_TZOUT2-		1 3D @ 2 R505 0_0402_5%	LVDS_TZOUT2-
<12> VGA_TZCLK+		1 3D @ 2 R507 0_0402_5%	LVDS_TZCLK+
<12> VGA_TZCLK-		1 3D @ 2 R508 0_0402_5%	LVDS_TZCLK-


IO#	IO Name	IO#	IO Name	IO#	IO Name	IO#	IO Name
<13>	VGA_EDP_TX0+	C880	1	EDP0	0.1U 0402 16V7K	LVDS TZOUT0+	
				EDP0			
<13>	VGA_EDP_TX0-	C881	1	EDP0	0.1U 0402 16V7K	LVDS TZOUT0-	
				EDP0			
<13>	VGA_EDP_TX1+	C882	1	EDP0	0.1U 0402 16V7K	LVDS TZOUT1+	
				EDP0			
<13>	VGA_EDP_TX1-	C883	1	EDP0	0.1U 0402 16V7K	LVDS TZOUT1-	
				EDP0			
<13>	VGA_EDP_TX2+	C884	1	EDP0	0.1U 0402 16V7K	LVDS TZOUT2+	
				EDP0			
<13>	VGA_EDP_TX2-	C885	1	EDP0	0.1U 0402 16V7K	LVDS TZOUT2-	
				EDP0			
<13>	VGA_EDP_TX3+	C886	1	EDP0	0.1U 0402 16V7K	LVDS TZCLK+	
				EDP0			
<13>	VGA_EDP_TX3-	C887	1	EDP0	0.1U 0402 16V7K	LVDS TZCLK-	
				EDP0			
<13>	VGA_EDP_AUX+	C888	1	EDP0	0.1U 0402 16V7K	LVDS EDID CLK	
				EDP0			
<13>	VGA_EDP_AUX-	C889	1	EDP0	0.1U 0402 16V7K	LVDS EDID DATA	
				EDP0			

EC PWM

<38> INVT_PWM 1 R387 @ 2 0_0402_5% LED PWM



Pin configuration diagram for the JLVD51 package. The package is shown as a vertical rectangle with pins numbered 1 to 12. On the left side, pins 1 through 9 are labeled: LVDS TZOUT0+, LVDS TZOUT0-, LVDS TZOUT1+, LVDS TZOUT1-, LVDS TZOUT2+, LVDS TZOUT2-, LVDS TZCLK+, and LVDS TZCLK-. Pin 10 is labeled +5VALW and has a triangle symbol pointing to it. On the right side, pins 11 and 12 are labeled GND1 and GND2, respectively, with 'X' marks next to them. The package name 'JLVD51' is at the top right, and 'ACES_87213-1000N @' is at the bottom right.



<27> TL_INV_T_PWM		1	UMA@	2	LED PWM
		R333	0_0402_5%		
<27> TL_ENVDD		1	UMA@	2	LCD ENVDD
		R351	0_0402_5%		
<27> TL_BKOFF#		1	UMA@	2	EC ENBKL
		R360	0_0402_5%		

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019CQ	B
				Date:	Thursday, May 05, 2011	Sheet 28 of 52

For UMA & PowerXpress



<24> UMA_CRT_R	UMA	0.0402_5%	CRT_R
<24> UMA_CRT_G	UMA	0.0402_5%	CRT_G
<24> UMA_CRT_B	UMA	0.0402_5%	CRT_B
<24> UMA_CRT_HSYNC	UMA	0.0402_5%	CRT_HSYNC
<24> UMA_CRT_VSYNC	UMA	0.0402_5%	CRT_VSYNC
<24> UMA_CRT_CLK	UMA	0.0402_5%	CRT_CLK
<24> UMA_CRT_DATA	UMA	0.0402_5%	CRT_DATA

Close to CRT Connector


For DISCRETE

<13> VGA_CRT_R	DIS	0.0402_5%	CRT_R
<13> VGA_CRT_G	DIS	0.0402_5%	CRT_G
<13> VGA_CRT_B	DIS	0.0402_5%	CRT_B
<13> VGA_CRT_HSYNC	DIS	0.0402_5%	CRT_HSYNC
<13> VGA_CRT_VSYNC	DIS	0.0402_5%	CRT_VSYNC
<13> VGA_CRT_CLK	DIS	0.0402_5%	CRT_CLK
<13> VGA_CRT_DATA	DIS	0.0402_5%	CRT_DATA



Close to CRT Connector



Change Q205 power to +3VS on DVT




CRT CONNECTOR





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date	Thursday, May 05, 2011
				Sheet	29 of 52




HDMI CEC Controller







Address: 0011010X




For DISCRETE



For UMA & PowerXpress




HDMI Connector




SATA HDD Conn.

Place components closely HDD CONN.




Close to JHDD





SATA ODD Conn.


Place components closely ODD CONN.



Close to JODD




USB Board@ Right Side




USB Board@ Left Side

Add U17 for left USB2.0 wake-up issue on PVT




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B
				4019CQ		
				Date	Thursday, May 05, 2011	Sheet 31 of 52


IR Emitter Connector



Felica




Finger printer



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019CQ
				Date:	Thursday, May 05, 2011
				Sheet	32 of 52
				Rev	B


Short PJ26 for WLAN

[illegible]


MAX14566B		
CB SLP_CHG#	CEN# SLP_CHG_M3	STATUS
0	0	AUTO MODE
0	1	Force Dedicated charger mode (MODE3)
1	X	Pass-Through (USB) Mode: Connect DP/DM to TDP/TDM

Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title SCHEMATIC MB A7291				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number		Document Number		Rev B
						4019CQ		
				Date:	Thursday, May 05, 2011	Sheet	33	of 52


+1.5V to +1.05V Transfer





+3VALW to +3V Transfer






Close to U102.D7
















Close to U102.P13



Remove USB3.0 co-layout resistor on DVT







Place test point close to U1




















































Security Classification	2010/11/11	Compal Secret Data	Deciphered Date	2011/11/11	Title	Compal Electronics, Inc.
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Size	Document Number	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						4019CQ
Date: Thursday, May 05, 2011						Rev B

For EMI




Close to EC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date:	Thursday, May 05, 2011
				Sheet	38 of 52

SPI Flash (128KB)




Lid SW




LPC Debug Port


Place the PAD under DDR DIMM.




Keyboard LED





G-Sensor




Place UG1 on TOP Layer



KEYBOARD CONN.




For EMI			
Close To JKB			
KSO16	1	2	
KSO17	1	2	100P_0402_50VB8J
	C402	2	100P_0402_50VB8J
KSO2	1	2	
	C404	2	100P_0402_50VB8J
KSO1	1	2	
	C405	2	100P_0402_50VB8J
KSO0	1	2	
	C406	2	100P_0402_50VB8J
KSQ4	1	2	
	C407	2	100P_0402_50VB8J
KSQ3	1	2	
	C408	2	100P_0402_50VB8J
KSQ5	1	2	
	C409	2	100P_0402_50VB8J
KSQ14	1	2	
	C410	2	100P_0402_50VB8J
KSQ6	1	2	
	C411	2	100P_0402_50VB8J
KSQ7	1	2	
	C412	2	100P_0402_50VB8J
KSQ13	1	2	
	C413	2	100P_0402_50VB8J
KSQ8	1	2	
	C415	2	100P_0402_50VB8J
KSQ9	1	2	
	C416	2	100P_0402_50VB8J
KSQ10	1	2	
	C417	2	100P_0402_50VB8J
KSQ11	1	2	
	C418	2	100P_0402_50VB8J
KSQ12	1	2	
	C419	2	100P_0402_50VB8J
KSQ15	1	2	
	C420	2	100P_0402_50VB8J
KS17	1	2	
	C421	2	100P_0402_50VB8J
KS12	1	2	
	C422	2	100P_0402_50VB8J
KS13	1	2	
	C423	2	100P_0402_50VB8J
KS14	1	2	
	C424	2	100P_0402_50VB8J
KS10	1	2	
	C425	2	100P_0402_50VB8J
KS15	1	2	
	C427	2	100P_0402_50VB8J
KS16	1	2	
	C429	2	100P_0402_50VB8J
KS11	1	2	
	C431	2	100P_0402_50VB8J
CAPS LED#	1	2	
	C433	2	100P_0402_50VB8J
NUM LED#	1	2	
	C435	2	100P_0402_50VB8J




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A7291		
				Size	Document Number	Rev B
				4019CQ		
Date:		Thursdav, May 05, 2011		Sheet		39 of 52


Power Button




Caps Sensor/Light Sensor Conn.




Touchpad & Light Pipe Connector




DC-IN LED




3G LED




HDD LED




Logo LED




Screw Hole





PCB Federal Mark PAD



ISPD




LED/B Connector




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A7291
4019CQ				Rev B
Date: Thursday, May 05, 2011				Sheet 40 of 52


+3VALW TO +3VS





+5VALW TO +5VS




+1.5V to +1.5VS




+1.1VALW to +1.1VS




For +VGA_CORE power enable




For GPU power enable




+3VS to +3VSG





+5VS TO +5VS_ODD



+1.5V to +1.5VSG



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019CQ	
				Date: Thursday, May 05, 2011	Sheet 41 of 52



+3VLP $\rightarrow$ 2 **PJ333** 1 $\rightarrow$ +3VL
(100mA, 40mils, Via NO.= 2)

+3VALWP $\rightarrow$ 2 **PJ332** 1 $\rightarrow$ +3VALW
(5A, 200mils, Via NO.= 10)
OCP=7.7A

+VGA_COREP $\rightarrow$ 2 **PJ702** 1 $\rightarrow$ +VGA_CORE
(28A, 1120mils, Via NO.= 56)
OCP=36A

VL $\rightarrow$ 2 **PJ353** 1 $\rightarrow$ +5VL
JUMP_43X39

+5VALWP $\rightarrow$ 2 **PJ352** 1 $\rightarrow$ +5VALW
(5A, 200mils, Via NO.= 10)
OCP=7.9A

+VSBP $\rightarrow$ 2 **PJ72** 1 $\rightarrow$ +VSB
(120mA, 40mils, Via NO.= 1)

+1.1VALWP $\rightarrow$ 2 **PJ112** 1 $\rightarrow$ +1.1VALW
(5.3A, 212mils, Via NO.= 11)
OCP=6.814A

+2.5VSP $\rightarrow$ 2 **PJ252** 1 $\rightarrow$ +2.5VS
JUMP_43X39


+1.0VSGP $\rightarrow$ 2 **PJ102** 1 $\rightarrow$ +1.0VSG
(3A, 120mils, Via NO.= 6)

+1.8VSGP $\rightarrow$ 2 **PJ182** 1 $\rightarrow$ +1.8VSG
(2.5A, 100mils, Via NO.= 5)

+0.75VSP $\rightarrow$ 2 **PJ76** 1 $\rightarrow$ +0.75VS
(0.5A, 40mils, Via NO.= 1)

+1.2VSP $\rightarrow$ 2 **PJ122** 1 $\rightarrow$ +1.2VS
(6.5A, 260mils, Via NO.= 13)
OCP=8.553A

RTC Battery




SP093MX0000

ACIN

	Precharge detector		
	Min.	typ.	Max
H-->L	14.42V	14.74V	15.23V
L-->H	15.39V	15.88V	16.39V

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ	Rev B
Date:	Thursday, May 05, 2011	Sheet	42	of	52	




PH1 under CPU bottom side :
 CPU thermal protection at 90 degree C
 Recovery at 56 degree C


$$R_{set} = 3 * R_{tmh}$$

$$R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$$


R_{tmh} at 90C = 7.87K, R_{tml} at 56C = 26.1K
 $R_{set} = 3 * 7.87K = 23.61K \Rightarrow 23.7K$
 $R_{hyst} = (23.7K * 26.1K) / (3 * 26.1K - 23.7K) = 11.33K \Rightarrow 11.3K$



Adaptor protection				
Adaptor	Throttling point	ADP_I	Recovery point	ADP_I
120W	148.73W	2.34V	115.2W	1.81V
75W	86.64W	1.82V	72W	1.51V




Ipeak=5.3A
I_{max}=3.71A
R_{trip}=14K, OCP=6.814A
F=315KHz
Total Capacitor 330uF,
ESR 15mohm



Ipeak=2.5A
I_{LIM} = 4A
F=1MHz
Total Capacitor 44uF,

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date:	Thursday, May 05, 2011
				Sheet	47 of 52



Ipeak=6.5A
I_{max}=4.55A
R_{trip}=18K, OCP=8.553A
F=315KHz
Total Capacitor 660uF,
ESR 7.97mohm
HW side:
C130 330uF 17m

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, May 05, 2011
				Sheet	48 of 52

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	2011/01/03	P47-PWR_+1.1VALWP/+1.8VSP	Add +1.8VSG components BOM structure to 120W@	Circuit modify
2.	2011/01/03	P49-PWR_VGA_COREP/+1.0VSP	Move PR720 and PR722 to PR708 and PR710 pin2 and change PR720 and PR722 resistor value to 10K ohm	Avoid voltage divide too small Tune the compensation value
3.	2011/01/03	P50-PWR_+CPU_CORE/+CPU_CORE_NB	PC501 to 1000pF, PC503 to 100pF, PC507 to 470pF PC508 to @, PC510 to @, PC512 to 33pF PC513 to 68pF, PC514 to 1000pF, PC517 to 470pF PC519 to @, PC520 to @, PC523 to 0.22uF	
4.	2011/02/14	P44-PWR-CHARGER	Change PQ203,PQ207,PQ208 to A04407AL	Use Halogen Free PN
5.	2011/02/14	P44-PWR-CHARGER	Change PD202 to SCS00005I00	Use low VF diode for G5209S31U
6.	2011/02/14	P50-PWR_CPU_CORE/+CPU_CORE_NB	Change PR529 to 11k,PR530 to 2.61k	Modify for CPU_CORE load line
7.	2011/02/14	P49-PWR_VGA_COREP/+1.0VSP	Change PR701 to 150k	Adjust VGA_CORE OCP to 38A
8.	2011/02/14	P49-PWR_VGA_COREP/+1.0VSP	Change PC702 to SF000004R00	For cost down
9.	2011/02/14	P48-PWR_+1.2VSP	Change PC122 to SF000002000	Use same PN
10.	2011/03/21	P44-PWR-CHARGER	Change PL202 to SH000009R00	Use molding type
11.	2011/03/21	P45-PWR_+3VALWP/+5VALWP	Change PL332,PL352 to SH00000KN00	Use molding type
12.	2011/03/21	P45-PWR_+3VALWP/+5VALWP	Change PR335,PR355 to 2.2 Ohm and Add PR336,PR356 4.7 Ohm, add PC336,PC356 680pF	Add boost and snubber for EMI request
13.	2011/03/21	P46-PWR_+1.5VP/+0.75VSP	Change PL152 to SH00000IP00	Use molding type
14.	2011/03/21	P46-PWR_+1.5VP/+0.75VSP	Change PR157 to 5.9k(UMA),14k(DIS)	Adjust OCP value
15.	2011/03/21	P46-PWR_+1.5VP/+0.75VSP	Remove PC574 0.1u	Prevent SUSP sequence delay
16.	2011/03/21	P47-PWR_+1.1VALWP/+1.8VSP	Change PL112 to SH00000IP00	Use molding type
17.	2011/03/21	P47-PWR_+1.1VALWP/+1.8VSP	Change PR119 to 14k	Adjust OCP value
18.	2011/03/21	P47-PWR_+1.1VALWP/+1.8VSP	Add PC186 0.1u,change PR181 to 150k	For 1.8VSG sequence
19.	2011/03/21	P48-PWR_+1.2VSP	Change PL122 to SH00000IP00	Use molding type
20.	2011/03/21	P48-PWR_+1.2VSP	Change PR128 to 18k	Adjust OCP value
21.	2011/03/21	P48-PWR_+1.2VSP	Change PR105 to 10k, PC105 to 1u	For 1.0VSG sequence
22.	2011/03/21	P50-PWR_+CPU_CORE/+CPU_CORE_NB	Change PR505,PR515,PR525 to 2.2 Ohm Add PR506,PR516,PR526 4.7 Ohm Add PC506,PC516,PC526 680pF	Add boost and snubber for EMI request Add PR506,PR516,PR526 4.7 Ohm
23.	2011/03/21	P50-PWR_+CPU_CORE/+CPU_CORE_NB	Change PC509,PC518 to 0.01u,add PR504,PR520 100k Add PC508,PC510,PC519,PC520 330pF change PC524 to 0.033u, change PH3,PH6 to 1% tol	For CPU and NB CORE load line
24.	2011/03/21	P43-PWR_BATTERY CONN / OTP	Change PR22 to 180 Ohm,PR28 to 1.18k for UMA Change PR22 to 4.02k Ohm,PR28 to 12.1k for DISA	For adapter protection
25.	2011/03/21	P44-PWR-CHARGER	Change PQ207 to A0 4435	Cost down
26.	2011/03/21	P44-PWR-CHARGER	Change PR222 to 75k	Use 65W adapter for UMA SKU
27.	2011/03/21	P49-PWR_VGA_COREP/+1.0VSP	Change PR701 to 165k	Adjust OCP value
28.	2011/03/21	P49-PWR_VGA_COREP/+1.0VSP	Change PR705 to 2.2 Ohm Add PR706 4.7 Ohm,PC706 680pF	Add boost and snubber for EMI request
29.	2011/03/21	P44-PWR-CHARGER	Change PR236 to 200k,PR237 to 47k	For wrong adapter issue
30.	2011/03/23	P46-PWR_+1.5VP/+0.75VSP	Change PR152 to 10.2k	HW request to adjust 1.5V to 1.515V
31.	2011/03/23	P44-PWR-CHARGER	Change PR222 to 53.6k,PR223 to 20k Remove PQ208	Use 90W adapter for DIS SKU

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title		
				SCHEMATIC MB A7291		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019CQ	Rev B
				Date: Thursday, May 05, 2011	Sheet 51 of 52	

HW PIR (Product Improve Record)

PEQAE LA-7291P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

GERBER-OUT DATE: 2011/02/14

Item	Date	Page	Solution	Request
1.	1/20	P29	Change Q205 BOM structure to always stuff	For CRT function
2.	1/20	P24	Add R454 and R455	For CRT function
3.	1/20	P11	Change SODIMM1 SMBus address to A2(SA0=1, SA1=0)	For CRB common design
4.	1/21	P34	Change Giga LAN to RTL8111E-VL (SA00004LR00)	For cost down
5.	1/26	P36	Remove USB3.0 co-layout resistors with Renesas	For USB3.0 signal quality
6.	1/26	P29	Change Q205 power to +3VS	For CRT function
7.	1/31	P27	Change LVDS translator from RTD2132 to ANX3110	For customer request
8.	2/9	P7	Change TEST35 to pull-high	For HDMI issue
9.	2/9	P23	Change ACIN_FCH to low-active	For ACIN LED issue under DC mode
10.	2/10	P35	Change MDI05 clock trace routing	For SDHC issue
11.	2/10	P7	Add DMA_ACTIVE# pull-up to +1.5V	For leakage issue
12.	2/10	P7	Add SVC/SVD pull-up to +1.5V	For leakage issue
13.	2/10	P26	Add isolation between +1.1VS_CKVD and +1.1VS	For leakage issue
14.	2/17	P23	Change R284, R290 and R291 to @	FCH has internal pull-up
15.	2/17	P35	Change RC18 to @	JMB389 has internal pull-up

REVISION CHANGE: 0.2 TO 0.3

GERBER-OUT DATE: 2011/03/18

Item	Date	Page	Solution	Request
1.	3/10	P23	Remove level-shifter for ODD_PLUGIN#	ODD has internal 1K pull-down
2.	3/10	P35	Add level-shifter for CR_CPPE#	For leakage issue
3.	3/10	P40	Add L63 and L64	For EMI request
4.	3/11	P23	Change HDMI_HPD to GEVENT10#	GEVENT9# internal pull-up can't be disabled
5.	3/15	P38	Add co-layout resistors for KB9012 and KB930	For cost down
6.	3/15	P24	Change LOGO_LED to GPIO176 and WL_BT_LED to GPIO177	For LED flash issue after power-on
7.	3/17	P22	Change JCOMS to JCMOS	For naming rule
8.	3/17	P23	Add T31,T35,T57 and R313	For debug
9.	3/17	P35	Change RC17 to 0 ohm	For SDXC performance low issue
10.	3/18	P23	Add USB_OC3# and R489	For left-USB2.0 wake-up issue
11.	3/18	P31	Add USB power switch U17	For left-USB2.0 wake-up issue
12.	3/21	P26	Remove Q56 and stuff R371	For M3 A13 version
13.	3/23	P10&P11	Add C157,C161,C183 and C187	For DDR VREF ripple issue

REVISION CHANGE: 0.3 TO 1.0

GERBER-OUT DATE: 2011/04/20

Item	Date	Page	Solution	Request
1.	4/13	P8	Change C160 and C201 to 390U/10mohm	For dynamic +CPU_CORE_NB fail
2.	4/14	P38	Add BACO_EN# to EC	For GPU thermal sensor initial
3.	4/14	P22	Change R257 to 10K	For PXS_PWREN leakage issue
4.	4/19	P22	Change C248 and C249 to 18P	For RTC issue

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019CQ	
Date: Thursday, May 05, 2011				Sheet	52 of 52