

Compal confidential

Hamburg 10ADG

NALAE LA-6052P Schematics Document

Mobile AMD S1G4/ RS880M / SB820M


2009-11-27 Rev. 0.2


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHEMATIC, MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	1 of 53

Compal Confidential

Model Name : NALAE

File Name : LA-6052P





NALAE Hamburg AMD DIS

Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
Date: Wednesday, January 20, 2010				Sheet	53
				3	1

Voltage Rails

O : ON
X : OFF

State \ power plane	B+ +3VL +5VL +RTCVCC	+5VALW +3VALW +1.1VALW	+1.5V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +1.05VS +0.75VS +VGA_CORE +VDDNB +CPU_CORE +NB_CORE
S0	0	0	0	0
S1	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 X
DDR SO-DIMM 1	A2	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0


EC SM Bus1 address

Device	HEX	Address
Smart Battery	16H	0001 011X b
HDMI-CEC	34H	0011 010X b
EC KB926D4		

EC SM Bus2 address

Device	HEX	Address
ADI1032-1 CPU	98H	1001 100X b
ADI1032-2 VGA	9AH	1001 101X b
EC KB926D3		

Symbol Note :



@ : just reserve , no build

Platform	CPU	NB	VGA	SB	Comment
Danube	S1G4	RS880M	NA	SB820M	

GPU	CPU	NB	VGA	SB	Comment
Manhattan	S1G4	RS880M	MADISON	SB820M	MANHA@+MADISON@
	S1G4	RS880M	PARK	SB820M	+4PCS or 8PCS
M9X	S1G4	RS880M	M96	SB820M	M9X@+M92@
	S1G4	RS880M	M92	SB820M	+4PCS or 8PCS

or PARK@+



BTO (Build-To-Order) Option Table

Function	BLUE TOOTH	HDMI				
Description	(B)	(Y)				
Explain						
BTO	BT@	H@				


SMBUS Control Table

	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM I / II	CLK GEN	WLAN	LCD DDC ROM	HDMI DDC ROM
EC_SMB_CK1 EC_SMB_DA1	KB926	V						
EC_SMB_CK2 EC_SMB_DA2	KB926		V					
I2C_CLK I2C_DATA	RS880M						V	
DDC_CLK0 DDC_DATA0	RS880M							V
SCL0 SDA0	SB820			V	V			
SCL1 SDA1	SB820					V		




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				401851	
				Date: Wednesday, January 20, 2010	Sheet 4 of 53




< FAN Control Circuit : Vout = 1.6 x Vset >




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				401851	
				Date: Wednesday, January 20, 2010	Sheet 5 of 53



< HDT Connector >



< Thermal Sensor >



Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				401851	
				Date: Wednesday, January 20, 2010	Sheet 7 of 53

VDD decoupling : +CPU_CORE

The diagrams illustrate various VDD decoupling configurations for the +CPU_CORE supply. The components and their values are as follows:

- Diagram 1 (Near CPU Socket):** C26 (330U_X_2VM_R6M), C25 (330U_X_2VM_R6M).
- Diagram 2 (Under CPU Socket):** C35 (22U_0805_6.3V6M), C34 (22U_0805_6.3V6M), C28 (22U_0805_6.3V6M), C29 (22U_0805_6.3V6M).
- Diagram 3 (Under CPU Socket):** C36 (0.22U_0603_16V4Z), C37 (0.01U_0402_25V7K), C38 (180P_0402_50VB3).
- Diagram 4 (Near CPU Socket):** C23 (330U_X_2VM_R6M), C89 (330U_X_2VM_R6M), C24 (330U_X_2VM_R6M).
- Diagram 5 (Under CPU Socket):** C30 (22U_0805_6.3V6M), C31 (22U_0805_6.3V6M), C32 (22U_0805_6.3V6M), C33 (22U_0805_6.3V6M).
- Diagram 6 (Under CPU Socket):** C39 (0.22U_0603_16V4Z), C40 (0.01U_0402_25V7K), C41 (180P_0402_50VB3).

VDDIO decoupling : DDR SDRAM I/O ring power

+1.5V_CPU

C44 22uF 0805_6.3V6M C45 22uF 0805_6.3V6M C46 0.22uF 0603_16V4Z C47 0.22uF 0603_16V4Z C48 180P_0402_50V8J C50 180P_0402_50V8J

Under CPU Socket

+1.5V_CPU

C54 0.22uF 0603_16V4Z C51 0.22uF 0603_16V4Z C52 0.22uF 0603_16V4Z C53 0.22uF 0603_16V4Z

Between CPU Socket and DIMM

+1.5V_CPU

C64 0.01uF 0402_25V7K C65 0.01uF 0402_25V7K

Between CPU Socket and DIMM

+1.5V_CPU

C66 180P_0402_50V8J C67 180P_0402_50V8J C68 180P_0402_50V8J C69 180P_0402_50V8J

Between CPU Socket and DIMM

+1.5V_CPU

C71 4.7uF 0805_10V4Z C72 4.7uF 0805_10V4Z C73 4.7uF 0805_10V4Z C74 4.7uF 0805_10V4Z C75 330uF D2E_2.5VM_R6M

Between CPU Socket and DIMM

C56 Co-layout with C75

+1.5V_CPU

C56 890uF 2.5V_M_R10

VDDR decoupling.

Top row (Near CPU Socket Right side): C57 (4.7u_0805_10V4Z), C58 (4.7u_0805_10V4Z), C59 (0.22u_0603_16V4Z), C60 (0.22u_0603_16V4Z), C61 (1000P_0402_25V8J), C62 (1000P_0402_25V8J), C63 (180P_0402_50V8J), C70 (180P_0402_50V8J).

Bottom row (Near CPU Socket Left side): C76 (4.7u_0805_10V4Z), C77 (4.7u_0805_10V4Z), C78 (0.22u_0603_16V4Z), C79 (0.22u_0603_16V4Z), C80 (1000P_0402_25V8J), C81 (1000P_0402_25V8J), C82 (180P_0402_50V8J), C83 (180P_0402_50V8J).



Power supply: +1.05VS

Ground: GND


Additional component: 330uF electrolytic capacitor (C115) connected to +1.05VS.

+VDDNB decoupling : Northbridge power

The diagram illustrates the decoupling circuit for the Northbridge power supply (+VDDNB). It features three capacitors, C42, C43, and C49, connected in parallel between the +VDDNB supply line and ground. Each capacitor is labeled '22U_0805_6.3V6M'.



Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A6052		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date Wednesday, January 20, 2010	Sheet 8	of 53
				Document Number 401851	Rev A	




DIMM_A STD H:5.2 mm
<Address: 00>

Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Document Number	401851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Rev A
				Date:	Wednesday, January 20, 2010

Compal Electronics, Inc.
SCHEMATIC, MB A6052

Place near DIMM1



DIMM_B STD H:9.2 mm
<Address: 01>

Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC, MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	10 of 53

<35> PCIE_GTX_C_MRX_P[0..15] <35> PCIE_GTX_C_MRX_N[0..15]

PCIE GTX C MRX N0 D4
PCIE GTX C MRX P0 C4
PCIE GTX C MRX P1 A3
PCIE GTX C MRX N1 B3
PCIE GTX C MRX N2 C2
PCIE GTX C MRX P2 C1
PCIE GTX C MRX N3 E3
PCIE GTX C MRX P3 E5
PCIE GTX C MRX N4 G5
PCIE GTX C MRX P4 G6
PCIE GTX C MRX N5 H5
PCIE GTX C MRX P5 H6
PCIE GTX C MRX N6 J6
PCIE GTX C MRX P6 J5
PCIE GTX C MRX N7 J7
PCIE GTX C MRX P7 J8
PCIE GTX C MRX N8 L6
PCIE GTX C MRX P8 L5
PCIE GTX C MRX N9 M8
PCIE GTX C MRX P9 M7
PCIE GTX C MRX N10 P7
PCIE GTX C MRX P10 M7
PCIE GTX C MRX N11 P5
PCIE GTX C MRX P11 M5
PCIE GTX C MRX N12 P8
PCIE GTX C MRX P12 P8
PCIE GTX C MRX N13 R6
PCIE GTX C MRX P13 R6
PCIE GTX C MRX N14 P4
PCIE GTX C MRX P14 P3
PCIE GTX C MRX N15 T4
PCIE GTX C MRX P15 T3

PART 2 OF 6

PCIE I/F GFX

GFX_RX0P
GFX_RX0N
GFX_RX1P
GFX_RX1N
GFX_RX2P
GFX_RX2N
GFX_RX3P
GFX_RX3N
GFX_RX4P
GFX_RX4N
GFX_RX5P
GFX_RX5N
GFX_RX6P
GFX_RX6N
GFX_RX7P
GFX_RX7N
GFX_RX8P
GFX_RX8N
GFX_RX9P
GFX_RX9N
GFX_RX10P
GFX_RX10N
GFX_RX11P
GFX_RX11N
GFX_RX12P
GFX_RX12N
GFX_RX13P
GFX_RX13N
GFX_RX14P
GFX_RX14N
GFX_RX15P
GFX_RX15N

PCIE MTX GRX P0 C95
PCIE MTX GRX N0 C96
PCIE MTX GRX P1 C97
PCIE MTX GRX N1 C98
PCIE MTX GRX P2 C99
PCIE MTX GRX N2 C100
PCIE MTX GRX P3 C101
PCIE MTX GRX N3 C102
PCIE MTX GRX P4 C103
PCIE MTX GRX N4 C104
PCIE MTX GRX P5 C105
PCIE MTX GRX N5 C106
PCIE MTX GRX P6 C107
PCIE MTX GRX N6 C108
PCIE MTX GRX P7 C109
PCIE MTX GRX N7 C110
PCIE MTX GRX P8 C111
PCIE MTX GRX N8 C112
PCIE MTX GRX P9 C113
PCIE MTX GRX N9 C114
PCIE MTX GRX P10 C115
PCIE MTX GRX N10 C116
PCIE MTX GRX P11 C117
PCIE MTX GRX N11 C118
PCIE MTX GRX P12 C119
PCIE MTX GRX N12 C120
PCIE MTX GRX P13 C121
PCIE MTX GRX N13 C122
PCIE MTX GRX P14 C123
PCIE MTX GRX N14 C124
PCIE MTX GRX P15 C125
PCIE MTX GRX N15 C126

PCIE_MTX_C_GRX_P[0..15] PCIE_MTX_C_GRX_N[0..15] <35>

< To WLAN >
< To LAN >

<28> PCIE_PTX_C_IRX_P2
<28> PCIE_PTX_C_IRX_N2
<26> PCIE_PTX_C_IRX_P3
<26> PCIE_PTX_C_IRX_N3

PCIE I/F GPP

GPP_RX0P
GPP_RX0N
GPP_RX1P
GPP_RX1N
GPP_RX2P
GPP_RX2N
GPP_RX3P
GPP_RX3N
GPP_RX4P
GPP_RX4N
GPP_RX5P
GPP_RX5N

PCIE ITX PRX P2 C129
PCIE ITX PRX N2 C130
PCIE ITX PRX P3 C131
PCIE ITX PRX N3 C132

PCIE_ITX_C_PRX_P2 <28>
PCIE_ITX_C_PRX_N2 <28>
PCIE_ITX_C_PRX_P3 <26>
PCIE_ITX_C_PRX_N3 <26>

< From SB820 : x4 PCIE A-link >

SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

PCIE I/F SB

SB_TX0P
SB_TX0N
SB_TX1P
SB_TX1N
SB_TX2P
SB_TX2N
SB_TX3P
SB_TX3N

SB_TX0P <20>
SB_TX0N <20>
SB_TX1P <20>
SB_TX1N <20>
SB_TX2P <20>
SB_TX2N <20>
SB_TX3P <20>
SB_TX3N <20>

< To SB820 : x4 PCIe A-link >

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

R59 1.27K 0402 1%
R58 2K 0402 1%

< TX Impedance Calibration. Connect to GND >
< RX Impedance Calibration. Connect to VDDPCE >

H_CADOP0[0..15] H_CADON0[0..15] <5>
H_CADON0[0..15] H_CADON0[0..15] <5>

H_CADOP0 Y25
H_CADON0 Y24
H_CADOP1 Y22
H_CADON1 Y23
H_CADOP2 Y25
H_CADON2 Y24
H_CADOP3 Y24
H_CADON3 Y25
H_CADOP4 Y24
H_CADON4 Y24
H_CADOP5 Y22
H_CADON5 Y23
H_CADOP6 Y24
H_CADON6 Y24
H_CADOP7 Y24
H_CADON7 Y25

HT_RXCAD0P
HT_RXCAD0N
HT_RXCAD1P
HT_RXCAD1N
HT_RXCAD2P
HT_RXCAD2N
HT_RXCAD3P
HT_RXCAD3N
HT_RXCAD4P
HT_RXCAD4N
HT_RXCAD5P
HT_RXCAD5N
HT_RXCAD6P
HT_RXCAD6N
HT_RXCAD7P
HT_RXCAD7N

HYPER TRANSPORT CPU I/F

HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N

H_CADIP0[0..15] H_CADIN0[0..15] <5>
H_CADIN0[0..15] H_CADIN0[0..15] <5>

< From S1G4 CPU : x16 HT >

H_CADOP8 AC24
H_CADON8 AC25
H_CADOP9 AB25
H_CADON9 AB24
H_CADOP10 AA24
H_CADON10 AA25
H_CADOP11 Y22
H_CADON11 Y23
H_CADOP12 W21
H_CADON12 W20
H_CADOP13 V21
H_CADON13 V20
H_CADOP14 U21
H_CADON14 U20
H_CADOP15 U19
H_CADON15 U18

HT_RXCAD8P
HT_RXCAD8N
HT_RXCAD9P
HT_RXCAD9N
HT_RXCAD10P
HT_RXCAD10N
HT_RXCAD11P
HT_RXCAD11N
HT_RXCAD12P
HT_RXCAD12N
HT_RXCAD13P
HT_RXCAD13N
HT_RXCAD14P
HT_RXCAD14N
HT_RXCAD15P
HT_RXCAD15N

HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD15P
HT_TXCAD15N

< To S1G4 CPU : x16 HT >

H_CLKOP0 T22
H_CLKOP1 T23
H_CLKON1 AB23
H_CLKON1 AA22
H_CTLOP0 M22
H_CTLON0 M23
H_CTLOP1 B21
H_CTLON1 B20

HT_RXCLK0P
HT_RXCLK0N
HT_RXCLK1P
HT_RXCLK1N
HT_RXCTL0P
HT_RXCTL0N
HT_RXCTL1P
HT_RXCTL1N

HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N
HT_TXCTL0P
HT_TXCTL0N
HT_TXCTL1P
HT_TXCTL1N

H_CLKIP0 <5>
H_CLKIP1 <5>
H_CLKIN1 <5>
H_CTLIP0 <5>
H_CTLIP1 <5>
H_CTLIN1 <5>


301 0402 1% 2 R60 HT_RXCALP
HT_RXCALN A24



R61 301 0402 1% HT_TXCALP
HT_TXCALN B25

< Transmitter Calibration Resistor to HT_TXCALN >

0718 Place within 1" layout 1:2

0718 Place within 1" layout 1:2






Security Classification		Compal Secret Data		Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Document Number	401851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday, January 20, 2010
				Sheet	14 of 53

Compal Electronics, Inc.
SCHEMATIC, MB A6052

< RS880 VSYNC mux at CRT_VSYNC pull High to 3K >



< VSYNC : STRAP_DEBUG_BUS_GPIO_ENABLEb >

Enables the Test Debug Bus using GPIO.

1 : Disable (RX881, RS880)
0 : Enable (RX881, RS880)

PIN: RS880--> VSYNC#


< RS880 use register to control PCI-E configure >

< DFT_GPIO[4:2] : STRAP_PCIE_GPP_CFG[2:0] >

These pin straps are used to configure PCI-E GPP mode.

000 : 00001
001 : 00010
010 : 01011
011 : 00100
100 : 01010
101 : 01100
111 : 01011

< RS880 SUS_STAT# >




< SUS_SATA# : LOAD_EEPROM_STRAPS >

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880:SUS_STAT#

< RS880 use HSYNC to enable SIDE PORT (internal pull high) >



< HSYNC : STRAP_DEBUG_BUS_PCIE_ENABLEb >

RX881: Enables the Test Debug Bus using PCIE bus



1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

RS880: Enables Side port memory (RS780 use HSYNC#)


1. Disable (RS880)
0 : Enable (RS880)

Security Classification	Compal Secret Data			Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
				Date: Wednesday, January 20, 2010	Sheet 15 of 53


< CRT CONNECTOR >



< SYNC SIGNAL >



< Display Data Channel >




FOR EMI

Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	401851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
Date: Wednesday, January 20, 2010				Sheet	53


Compal Electronics, Inc.

SCHEMATIC, MB A6052


LCD/PANEL BD. Conn.




< LVDS Connector >






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
				Date: Wednesday, January 20, 2010	Sheet 18 of 53



Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date:	Wednesday, January 20, 2010
				Sheet	19 of 53








Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Document Number	401851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday, January 20, 2010
				Sheet	22 of 53

Compal Electronics, Inc.
SCHEMATIC, MB A6052

REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1		GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	Inter CLK Gen Mode Enable	EC ENABLE	CLOCKGEN ENABLE		H,H = Reserved	
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	Inter CLK Gen Mode Disable	EC DISABLE	CLOCKGEN DISABLE		L,H = LPC ROM	L,L = FWH ROM
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT			




DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



		PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT	
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT	

Check AD29,AD28 strap function


check default



< SATA ODD Conn >





Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A6052		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	401851	Rev A
				Date:	Wednesday, January 20, 2010	Sheet 25 of 53




Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHMATIC, MB A6052	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	
				Revision	
				401851	Rev A
Date:	Wednesday, January 20, 2010	Sheet	27	of	53


< Bluetooth Interface, USB port6 >



< Bluetooth Connector >




< PCIe Mini Card for WLAN >




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	401851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				Date: Wednesday, January 20, 2010	Sheet 28 of 53


Codec



Beep sound




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009-02-12		Deciphered Date		2009-02-12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A6052			
Date		Wednesday, January 20, 2010		Sheet		29		of		53	

Speaker Connector




HeadPhone/LINE Out JACK


Ext.MIC/LINE IN JACK




Audio & USB Sub-Board Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	401851	A
				Date:	Wednesday, January 20, 2010	Sheet 30 of 53



< ROM Part >




< MDC 1.5 Conn >



< LPC Debug Port >



Please place the PAD under DDR DIMM.



< KEYBOARD Conn >




< For EMI >




Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Rev	Rev A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
Date				Wednesday, January 20, 2010	Sheet 32 of 53


< Power Button for Debug >







< Power Button Circuit >



< TP on & off BTN on M/B>




Sub-B Connector




LED Circuit



DC-IN LED




HDD LED



SCREW




PCB Federal Mark PAD




Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
				Date: Wednesday, January 20, 2010	Sheet 33 of 53


< +5VALW TO +5VS >




< +1.5V TO +1.5VS >




< +3VALW TO +3VS >




< +1.1VALW TO +1.1VS >




< +1.1VALW TO +NB_CORE >




< Inversion of SYSON, SUSP#, VLDT_EN, EC_ON >





BOOT_ON_NB @R45 1 0 0402 5% SUSP
BOOT_ON_NB R46 1 0 0402 5% VLDT_EN#
BOOT_ON_NB @R47 1 0 0402 5% VGATE#




< Discharge circuit >





Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	401851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				Date	Wednesday, January 20, 2010
				Sheet	34 of 53




Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				401851	
				Date: Wednesday, January 20, 2010	Sheet 35 of 53










Security Classification			Compal Secret Data		Title
Issued Date	2008-09-25	Deciphered Date	2009-09-25		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number 401851 Date: Wednesday, January 20, 2010 Sheet 41 of 53



Compal Electronics, Inc.

SCHEMATIC, MB A6052


GPU by the system BIOS		GPU by VBIOS	
GPIO22 = 0 (BIOS_ROM_EN = 0)		GPIO22 = 1 (BIOS_ROM_EN = 1)	
GPIO[13:11]	MEMORY SIZE	GPIO[13:11]	
0 0 0	128MB	1 0 0	
0 0 1	256MB	1 0 0	
0 1 0	64MB	(M25P05A)	



GPIO5_AC_BATT TEST



External VGA Thermal Sensor



STRAPS

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	0
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9	VGA Controller ENABLED	0 (Enable)
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable External BIOS device	0
ROMIDCFG(2:0)	GPIO[13:11]	ROM Configurations	0 0 1
VIP_DEVICE_STRAP_ENA	VSYNC_DAC2	IGNORE VIP DEVICE STRAPS	0
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	1 1
RSVD	HSYNC_DAC2		0
RSVD	GENERICC		0

AMD RESERVED CONFIGURATION STRAPS




ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

HSYNC_DAC2 GENERICC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET



GPIO_28_TDO GPIO21_BB_EN

STRAPS	PIN	GPU	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 2,1,0
VRAM_ID[2:0]	DVPPDATA (2,1,0)	Park M2	512M 64Mx16 (x4)	HYN H5TQ1G63BFR-12C	SA000032400	0 0 0
			512M 64Mx16 (x4)	SAM K4W1G1646E-HC12	SA000035700	0 0 1
			1G 128Mx16 (x4)	HYN		0 1 0 (Reserve)
			1G 128Mx16 (x4)	SAM K4W2G1646B-HC12	SA00003M000	0 1 1 (Reserve)
		Madison M2	1G 64Mx16 (x8)	HYN H5TQ1G63BFR-12C	SA000032400	1 0 0
			1G 64Mx16 (x8)	SAM K4W1G1646E-HC12	SA000035700	1 0 1
			2G 128Mx16 (x8)	HYN		1 1 0 (Reserve)
			2G 128Mx16 (x8)	SAM K4W2G1646B-HC12	SA00003M000	1 1 1 (Reserve)




Security Classification	Compal Secret Data			Title		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Rev	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401851		A
				Date: Wednesday, January 20, 2010	Sheet 43 of 53	

DC30100A700



Vin Detector

High 18.384 17.901 17.430
Low 17.728 17.257 16.976



RTC Battery

SP093MX0000

+3VALWP (5A, 200mils, Via NO.= 10)
OCP(min) = 7.7A

+5VALWP (5A, 200mils, Via NO.= 10)
OCP(min) = 7.9A

+VSBP (120mA, 40mils, Via NO.= 1)

+0.75VSP (1A, 40mils, Via NO.= 2)

+1.1VALWP (12A, 480mils, Via NO.= 24)
OCP(min) = 18.7A

+1.5VP (11A, 440mils, Via NO.= 22)
OCP(min) = 19.16A


+1.8VSP (2.5A, 100mils, Via NO.= 5)

+1.05VSP (1.5A, 60mils, Via NO.= 3)

+3VLP (100mA, 40mils, Via NO.= 2)


+2.5VSP (1A, 40mils, Via NO.= 2)

+VDDNBP (4A, 160mils, Via NO.= 8)



Precharge detector
15.97V/14.84V FOR
ADAPTOR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHEMATIC, MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	44 of 53



PH1 under CPU bottom side :
 CPU thermal protection at 95 degree C
 Recovery at 56 degree C


$$R_{set} = 3 * R_{tmh}$$

$$R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$$


$$R_{tmh} \text{ at } 95C = 6.64K, R_{tml} \text{ at } 57C = 25.1K$$


$$R_{set} = 3 * 6.64K = 19.92K \Rightarrow 19.6K$$

$$R_{hyst} = (20K * 25.1K) / (3 * 25.1K - 20K) = 9.078K \Rightarrow 9.09K$$



PH2 near main Battery CONN :
 BAT. thermal protection at 95 degree C
 Recovery at 48 degree C





CP mode
 $V_{ac1m} = 2.39 * (R_b // 152K / (R_t // 152K + R_b // 152K))$
 $I_{in} = (1/PR49) * ((0.05 * V_{ac1m}) / (2.39 + 0.05))$
where $V_{ac1m} = 1.09986V$, $I_{in} = 3.65A$
 $V_{ac1m} = 0.7717V$, $I_{in} = 4.41A$
 $V_{ac1m} = 0.4204V$, $I_{in} = 5.88A$

CC=0.25A~3A
IREF=0.9133*Icharge
IREF=0.228V~2.74V
VCHLIM need over 95mV

CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.898V
4.35V	3.315V

CELLS	VDD	GND	Float
CELL number	4	3	2


(75W) $I_{in} = 2.512 ADP_I$
(120W) $I_{in} = 3.35 ADP_I$
 $V_{in} = 7.57 ADP_V$



$I_{ada} = 0 \sim 3.421A (65W)$ CP=3.15A PR49=0.02, PR72=75k, PR75=20k
 $I_{ada} = 0 \sim 3.947A (75W)$ CP=3.63A PR49=0.02, PR72=24k, PR75=20k
 $I_{ada} = 0 \sim 4.737A (90W)$ CP=4.36A PR49=0.015, PR72=53.6k, PR75=20k
 $I_{ada} = 0 \sim 6.316A (120W)$ CP=5.81A PR49=0.015, PR72=8.25k, PR75=26.7k
CP= 92%*Iada

I_{peak} = 5A
I_{max} = 3.5A
F = 305K


Total capacitor 220uF
ESR = 15mohm

Total capacitor 220uF
ESR = 15mohm






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHEMATIC, MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date:	Wednesday, January 20, 2010




Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, MB A6052	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
Date:		Wednesday, January 20, 2010		Sheet	49 of 53



Ipeak = 36A
Imax = 25.2A
F = 300K

Total capacitor 1320uF
ESR = 2.22mohm

Security Classification				Compal Secret Data				Title			
Issued Date				2008/9/25				Deciphered Date			
								2009/9/25			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A				Document Number			
								401851			
								Date: Wednesday, January 20, 2010			
								Sheet 50 of 53			



PIR (Product Improve Record)

NALAE LA-6052P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST
1	2009/12/14	33	Change JLEDB pin define as customer request
2	2009/12/14	25,28,30	Delete J0DD8, JBT and JUSBB support pin
3	2009/12/14	33	Change JPOWER Pin2 from GND to NC
4	2009/12/15	28	Add R95 at WLAN Pin5 for BT/WLAN combo Mini Card
5	2009/12/15	25,30	Change U11, U25 P/N from SA00002XX00 to SA000033H00
6	2009/12/15	28	Reverse JBT pin definition
7	2009/12/16	27	Change CC2 from 0.1u to 100P (SE071101J00), and add BOM structure @
8	2009/12/17	33	Cgange JPOWER footprint to ACES_87151-1207_12P (ZIF_上接點)
9	2009/12/17	33	Cgange JTPB footprint to P-TW0_161011-04021_4P-T (NO ZIF), and reverse pin definition
10	2009/12/17	33	Cgange JLEDB footprint to ACES_85201-1205N_12P (ZIF_上接點)
11	2009/12/17	25	Cgange JUSBB footprint to ACES_85201-20051_20P (ZIF_上接點)
12	2009/12/17	33	Change H36, H37 footprint from H_3P3 to H_3P8

Version Change List (P. I. R. List) for Power Circuit

Page#	Item Title	Solution Description
DVT : modification from EVT		
P48	change voltage divider to less than 10K	change PR104, PR111, PR112 to 10K; PR103 to 4.75K
P48	change 1.1V, 1.5V OCP value	change PR102, PR110 to 6.19K
P49	enlarge output cap	change PC88, PC89 to 22uF(SE000000I10)
P50	don't use NIPPON cap	change PC98, PC99 to SF000000S80
P50	pull high RTN1 1.5V	change PR150 to mount
P51	APW7138 pin6 is NC	change PR170, PC154, PC156 to unmount
P47	choke need to meet thermal module height	change PL6, PL7 to SH0000006380
P46	change system power from 90W to 120W	change PR72 to 8.25K, PR75 to 26.7K; PQ11 to mount
P50	production line request	change PC98, PC99 to 68uF; add PC160, PC161 68uF
P46	EMI request for ISN issue	add PC162, PC163, PC164 10uF 1206
P49	mount snubber circuit	mount PR165, PC91
P45	OTP setting common	change PR30 and PR31 to 19.6K; PR34 to 7.87K; PR33 to 8.66K
P49	change IC to low cost	change PU9 and PU11 to RT9173
P49	change VDDR(1.05V) circuit to switchable	add PR193, PR194, PR195 & PQ48