

Project Code:KEX00

MB Serial Number: LA-4651

BOM:46160336L01

PCB PN:DAA00000Y00

KEX00-----LA-4651

**Montevina Platform,
SFF,DDR3Penryn + Cantiga +ICH9**


2008-08-04

REV: X0.2

<http://hobi-elektronika.net>

Title		
Cover Sheet		
Size	Document Number	Rev
Custom	Bradstreet	0.01
Date: Monday, August 04, 2008		
Sheet 1 of 45		

Block Diagram



Voltage Rails

○ MEANS ON X MEANS OFF

power plane State	B+	+5VALW +3VALW +3V_LAN ¹	+1.5V_MEM V_DDR_REF	+5VS +3VS +1.8VS +1.5VS +0.75VTT +VCCP +CPU_CORE
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	X
S5 S4 AC Plugged	○	○	X	X
S5 S4 Battery only	○	X	X	X
S5 S4 AC+Battery removed	X	X	X	X

NOTE:

1. S3 state, if without AC ON, +3V_LAN will be switched off.

SMBUS Control Table

	SOURCE	CLK GEN	CPU THERMAL	SODIMM A & B	G-SENSOR	WLAN/WWAN EXPRESS CARD	ALS	THERMAL SENSOR ICH9,Cantiga SO-DIMM A&B	THERMAL SENSOR CHARGER	BATT-1	BATT-2	LCD
SMB_EC_CK1 SMB_EC_DA1	KB926	X	X	X	Y	X	Y	X	X	X	Y	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	Y	X	X	X	X	Y	Y	Y	X	X
ICH_SMB_CLK ICH_SMB_DATA	ICH9M	Y	X	Y	X	Y	X	X	X	X	X	X
EDID_CLK EDID_DATA	Cantiga	X	X	X	X	X	X	X	X	X	X	Y

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
CLK GEN	D2	1101 0010
CPU THERMAL	4C	0100 1100
SODIMM A	A0	1100 0000
SODIMM B	A4	1100 0100
G-SENSOR	30	0011 0000
ALS	72	0111 0010
THERMAL SENSOR (ICH9)	30	0011 0000
THERMAL SENSOR (Cantiga)	32	0011 0010
THERMAL SENSOR (So-Dimm A)	34	0011 0100
THERMAL SENSOR (LED LCD)	36	0011 0110
THERMAL SENSOR (Charger)	38	0011 1000
THERMAL SENSOR (Battery A)	TBD	TBD
THERMAL SENSOR (Battery B)	TBD	TBD
WLAN	TBD	TBD
WWAN	TBD	TBD
EXPRESS CARD	TBD	TBD

Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build

Debug@ : for LPC debug card, 80 port.

XDP@ : Reserve for CPU XTP debug.


MP@ : Should been staffed while in MP phase.



PCB 05P LA-4651P REV0 M/B

LPC BUS ADDRESSING/TOPOLOGY


DEVICE	HEX	ADDRESS
SIO LPC47N217	2EH	0010 1110
TPM SLB9635T1.2	4EH	0100 1110
Mini debug port	80	1000 0000



*ME Connector List Version:
Bradstreet connector list071210.xls*


<http://hobi-elektronika.net>

Title			
Schematic Information			
Size	Document Number	Rev	
Custom	Bradstreet	0.01	
Date:	Monday, August 04, 2008	Sheet	3 of 45



<http://hobi-elektronika.net>

Title			
Power Rail			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	4 of 45




<http://hobi-elektronika.net>

Title		
Sequence Chart		
Size	Document Number	Rev
Custom	Bradstreet	<RevCode>
Date:	Monday, August 04, 2008	Sheet 5 of 45


FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	1	1	166	100	33.3
0	1	0	200	100	33.3
0	0	0	266	100	33.3

FSB Frequency Selet:


CPU Driven (Default)	Stuff	R6	R14	R24			
	No Stuff	R1	R9	R12	R16	R20	R27
667MHz	Stuff	R1	R12	R27			
	No Stuff	R6	R14	R24	R9	R16	R20
800MHz	Stuff	R9	R12	R27			
	No Stuff	R6	R14	R24	R1	R16	R20
1066MHz	Stuff	R9	R16	R27			
	No Stuff	R6	R14	R24	R1	R12	R20




Title	Clock Gen		
Size	Document Number	Rev	Code
Custom	Bradstreet		
Date:	Monday, August 04, 2008	Sheet	6 of 45




ITP-XDP Connector





Thermal Sensor ADT7421



FAN Controller









DDR SYSTEM MEMORY A

17 DDR_A_D[0..63] <<>




AC88CTGS QS83 B2 ES2 FCBGA 1363

18 DDR_B_D[0..63] <<>




AC88CTGS QS83 B2 ES2 FCBGA 1363


DDR SYSTEM MEMORY B




LCD require the PWM frequency typical 280Hz, (200 to 350Hz), Need confirm with Intel what's the frequency of this signal output. (8/21)




Ice update 11-01
Ref to SFF DG P196




Close to pin D32 and keep 30mil space to other part/trace.



Place near Cantiga Pin.J29,G29,F30




SCAT
PCI-EXPRESS
GRAPHICS




<http://hobi-elektronika.net>

Strap Pin Table

CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The ITPM Host Interface is enable 1 = The ITPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.








LDO



<http://hobi-elektronika.net>


Title			
GMCH(SFF) 4/6			
Size	Document Number	Rev	
Custom	Bradsstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	14 of 45






Title			
Memory Channel - A			
Size	Document Number		Rev
Custom	Bradstreet		<Rev Code>
Date:	Monday, August 04, 2008	Sheet	17 of 45

CRT







Need change to same net
with LAN switch/USB switch
default 0, need add pull down R?
04/25




DOCKEN_VGA 0: TO MB ★
1: TO DOCK


L YN to IN0
H YN to IN1





need 47ohm25%/0.3ohm/100mA Bead
SM01000C600




will update to 47ohm/100MHz bead.






<http://hobi-elektronika.net>



Follow ME advice change PN to DC060001308
2008-04-01,
change PCB FT to SUYIN_070546FR015S2307R_15P,
same with JAL70(A58)
DVT, 0619



Title			
CRT/BlueTooth/Camera			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	19 of 45




LCD CONN.

DP ID	Digitizer Type
0	Wacom
1	N-Trig


reverse with data sheet

Maybe an 1.8v rail needed for N-trig.
under confirming with N-trig.
11-03

Connect to ICH




can delete, because there
is a R neary by EC, POP R163 at 0430





This R is need?
04/25

have 100k pull down @ MCH side
04/25





Reserve for EMI
10-26





That's maybe risk to use the
same REQ0 with LPC debug port.
need check with BIOS team.
11-14




Strap pin	Pin #	Description
BADDR	33	BASE Address Selection "0": 2E~2F (Default) "1": 4E~4F



Title LVDS/SIO			
Size Custom	Document Number Bradstreet	Rev Code	
Date Monday, August 04, 2008	Sheet 20	of 45	



Design guide P391




Reserve for EMI
10-26

A16 swap override Strap

PCI_GNT3#	Low= A16 swap override Enable High= Default*
-----------	---


Boot BIOS Strap

PCI_GNT0#	SPI_CS1#	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *



<http://hobi-elektronika.net>




Title		ICH9M(SFF) 1/4	
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	21 of 45



ICH9M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
ICH9M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)



ICH_RSVD	HDA_SDOUT_CODE	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	NormalOperation(Default)
1	1	Set PCIe port config bit1


XOR CHAIN ENTRANCE STRAP:RSVD












change to 16V X7R
2008-05-26

Place near HDD
SATA connector.













<http://hobi-elektronika.net>

Title			
GiGa LAN 1/2			
Size	Document Number		Rev
Custom	Bradstreet		<Rev Code>
Date:	Monday, August 04, 2008	Sheet	25 of 45






Please nearby LAN conn


USE DC234000B00 PCB Footprint, FOX_JM36113-P1063-7F_8P, same with EFL31 2008-03-18



WWAN/GPS






2008-04-30 update




WLAN/WiMax (Echo Peak)/

DEBUG port



WLAN (Shirley Peak)






need move to LED board, and the color of LED need modify, also the dim adjustment circuit need been added.

11-12

Expansion Board Conn

del 48MHZ termination R&C
2008-03-21




EXPANSION_ID0	EXPANSION_ID1	IO Expansion Type
1	1	Smart Card + Express Card
1	0	Reserver
0	1	Reserver
0	0	Reserver

need update the CIS symbol
Foot print update OK
0416


ACES_88072-4071

Need come out a solution for CLK_48M_SMC signal
once no Smart-Card inserted.
11-03

TPM




Base I/O Address
0 = 02Eh
*1 = 04Eh (Default)




<http://hobi-elektronika.net>

Title Expansion, TPM			
Size Custom	Document Number Bradstreet	Rev <RevCode>	
Date Monday, August 04, 2008	Sheet 28	of 45	




The schematic diagram illustrates the electrical connections for the HP and MIC ports of the MB module. It features three voltage sources: 4.11 V, 3.70 V, and 3.08 V. The HP port (MB_HP_PLUG#) is connected to a 39.2K resistor (R377) and a 3.70V source. The MIC port (MB_MIC_PLUG#) is connected to a 20K resistor (R378) and a 3.86V source. The DOCK MIC port (DOCK_MIC_PLUG#) is connected to a 10K resistor (R379) and a 3.08V source. A 0.1U_0402_16V42 capacitor (C426) is connected to the DOCK MIC PLUG# line.



MB_HP_PLUG#	INT_SPK_L PIN35 INT_SPK_R PIN36
H	ENABLE
L	DISABLE

MIC_SEL (Pin43)	INT_MIC1	INT_MIC2	INT_MIC3
L (Landscape)	ENABLE	DISABLE	ENABLE
H (Portrait)	DISABLE	ENABLE	ENABLE



For DOCK HP Port F

36 DOCK_HP_PLUG#

R381

20K_0402_1%

SENSE_B

R380

5.11K_0402_1%


VDDA_CODE

C433




0.1U_0402_16V4Z



Title		IDT 92HD71B7 Codec	
Size	Document Number	Rev	
Custom	Bradstreet	0.1	
Date:	Monday, August 04, 2008	Sheet	29 of 45



GAIN0	GAIN1	AV (inv)	INPUT IMPEDANCE
0	0	6dB	90K ohm
0	1	10dB	70K ohm
1	0	15.6dB	45K ohm
1	1	21.6dB	25K ohm




Change to SA731157010
2008-05-26




SEL

0	B0
1	B1 *

this CONN chose by ME








LED



Need double check the signal type.

Title				
LED				
Size	Document Number			Rev
Custom	Bradstreet			<Rev Code>
Date:	Monday, August 04, 2008		Sheet	31 of 45


Thermal Sensor





Blue Tooth

USI BT solution

MB signal		new BT signal	
1	GND	1	GND
2	USB+	2	USB+
3	USB-	3	USB-
4	HOST_ALERT#	4	BT_ACTIVE (PIO5)
5	BT_ACTIVE	5	BT_Priority/Ch_Clk (PIO4)
6	HW_RADIO_DIS#	6	HW_RADIO_DIS# (PIO3)
7	WLAN_ACTIVE	7	WLAN_ACTIVE/Ch_Data (PIO6)
8	+3.3V	8	+3.3V
9	NC	9	LED (PIO7)
10	GND	10	GND




Camera




Finger Printer


change to LCD MOS?




Side button






Top side Board Connect to M/B




change JP24 to SP01000R700 ACES_88512-1641_16P 0619, DVT
change JP11 to SP02000H800 ACES_87213-1400G_14P 06/26 DVT




USB ON MB



USB Port 0




USB Port 1




<http://hobi-elektronika.net>



Title			
FRP/I/O/BTN/Wireless-SW			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	33 of 45



Docking Connector




KeyBoard Connector




<http://hobi-elektronika.net>

Title			Dock Conn/Keyboard Conn		
Size	Document Number		Custom	Bradstreet	<RevCode>
Date:	Monday, August 04, 2008	Sheet	36	of	45


+3VALW to +3VS Transfer




+5VALW to +5VS Transfer




+1.5V MEM to +1.5VS



RTC




need update CIS symbol,
right now symbol is
MAXELL_ML1220T13RE_2P,
same with IGT30



```
del H15,H12,H29
h30,h31 change to 2.5*2.0
h28 change to 2.4*2.9
h14 change to 3.3
```

DVT, 06-12



<http://hobi-elektronika.net>


Title			
POWER GOOD/ +3VS/1.5VS.5VS			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	37 of 45

080315:DCjack P/N TBD

DC301001M80


080416: Modify: PJP2---PJPDC1

071031 ??update into SM010018210
(071010 Circuit PL1, PL2, PL3 SM010008E10)
080422: PL1 into SM010020720 for height limit
080712: PL1, PL3 from SM010020720 to SM010016410



080319:update PJP1 into PJP15
080410:PD2 pop,
080410:update ready dock
diode into small size SC11QS04000
080416: Modify: PR128 Pin1
+3.3VALW into +3VALW
080418: Del PJP15

08-03-25 add reday docking ,I=2A,
P=38W
080718:Ready dock ,CP=1.8A



080409 William update by Power
bugdet_Rev0.8 from Million.

080319:update PJ. into PJP
add PJP10, Del@

Title			
DC-IN			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	38 of 45

Battery-1


070913 william :BATT CONN
Pin1 BATT+, Pin2 ID
Pin3 B/I , Pin4 TS
Pin5 SMD,Pin6 SMC
Pin7 GND

080416: Modify: TS=>SD , High:Slot 1 (BATT_A)
Low Slot 2,
Cancel TS function, Del PR17,no connect
BATT_TEMP
080422:ID=>SD , High:Slot 1 (BATT_A)
Low Slot 2 (BATT_B)
Add PR195,PR196


080424:Customer no
need "slot detect" by Battery Vendor no support
No PR196 update into no pop
080424:BATT CONN ,LTCX000P200,new CIS Symbol
DC010804225,"ALLTO_C144U2-107A8-L_7P-T"

Battery-2

080416: Modify:
PUP3---PBATT1
PUP4---PBATT2




080319:update PL2 into SM010020720
(CPU input FILTER PL7)



080319:SMB Address:0011 000
SMB_EC_DA1_3A 34
SMB_EC_CK1_3A 34


080319:update PL3 into SM010020720
(CPU input FILTER PL7)




080414:update TS +3VALW into +3VALWP

080416: Modify: TS=>SD
,Low Slot 2, (BATT_B)
Cancel TS function
Cancel TS function, Del PR23,no connect
BATT_TEMP,PR25 connect to Ground
080422:ID=>SD , High:Slot 1 (BATT_A)
,Low Slot 2 (BATT_B)

PH1 under CPU bottom side :
CPU thermal protection at 85 degree C
Recovery at 70 degree C



080319:update VS into VIN






080319:update PU14A into PU3A
080414:update PU3A into PU5A,Add PD16
080422:PD16 into SCS00000200
080704:PR26 @,change PD16 to PR197=10K
update Vin Detector Value

Vin Detector(080704)			
Min	Tyb	Max	
H-L 16.61	17.234	17.713	
L-H 17.430	17.901	18.384	

080404:PG4,P5 P=channel1

080319 CP:2.38A

<2008-04-04/William>Update BQ24751 Pin28 PVCC PC28 to 0.1u






IREF	Current
2.452V(080419)	080419:1.4A=0.7C

CELLS	CELL COUNT
Float	2
AGND	3
VREF	4

LI-4S :17.8V---BATT-OVP=1.9758V
BATT-OVP=0.111*BATT+

<http://hobi-elektronika.net>





[illegible][illegible]