


M50S / X55S BLOCK DIAGRAM



ICH8-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AG12	BM_BUSY#/GPIO0	PM_BMBUSY#	I
AJ8	TACH1/GPIO1	BT_DECT#	I
F8	PIRQE#/GPIO2	PCI_INTE#	I/OD
G11	PIRQF#/GPIO3	PCI_INTF#	I/OD
F12	PIRQG#/GPIO4	PCI_INTG#	I/OD
B3	PIRQH#/GPIO5	PCI_INTH#	I/OD
AJ9	TACH2/GPIO6		
AH9	TACH3/GPIO7	WLAN_LED_ON	O
AE16	GPIO8	EXT_SMI#	I
AG19	WOL_EN/GPIO9		
AJ24	CLG_GPIO1/GPIO10		
AG22	SMBALERT#/GPIO11	SMB_ALERT#	I
AC19	GPIO12	EXT_SCI#	I
AH21	GLAN_DOCK#/GPIO13		
AF22	CLG_GPIO2/GPIO14		
AE20	STP_PC#/GPIO15	STP_PC#	I/O
AJ14	DPRSLPVR/GPIO16	PM_DPRSLPVR	O
AG8	TACH0/GPIO17	WLAN_ON#	O
AH12	GPIO18		
AJ10	GPIO19/SATA1GP		
AE11	GPIO20	BT_LED_ON	O
AJ12	SATA0GP/GPIO21		
AG10	SCLOCK/GPIO22		
E6	LDRQ1#/GPIO23		
AJ27	CLG_GPIO0/GPIO24		
AG18	STP_CPU#/GPIO25	STP_CPU#	O
AH27	S4_STATE#/GPIO26		
AH25	QRT_STATE0/GPIO27	BT_ON#	O
AD16	QRT_STATE1/GPIO28	CB_SD#	O
AG17	OC#5/GPIO29	INT_USB_OC#	I
AD12	OC#6/GPIO30	INT_USB_OC#	I
AJ18	OC#7/GPIO31	INT_USB_OC#	I
AH11	CLKRUN#/GPIO32	PM_CLKRUN#	O
AE10	AZ_DOCK_EN#/GPIO33		
AG14	AZ_DOCK_RST#/GPIO34		
AG13	SATACLKREQ#/GPIO35		
AF11	SATA2GP/GPIO36	EMAIL_LED#	O
AG11	SATA3GP/GPIO37	PCB_ID0	I
AF9	SLOAD/GPIO38	PCB_ID1	I
AJ11	SDATAOUT0/GPIO39	PCB_ID2	I
AG16	OC#1/GPIO40	USB_CON01_OC#	I
AG15	OC#2/GPIO41	USB_CON23_OC#	I
AE15	OC#3/GPIO42	USB_CON23_OC#	I
AF15	OC#4/GPIO43	NEWCARD_OC#	I
AD10	SATAOUT1/GPIO48		
AG29	CPUPWRGD/GPIO49	H_PWRGD	O
E18	REQ1#/GPIO50	PCI_REQ#1	I/O
C18	GNT1#/GPIO51		
B19	REQ2#/GPIO52	PCI_REQ#2	I/O
F18	GNT2#/GPIO53		
A11	REQ3#/GPIO54	PCI_REQ#3	I/O
C10	GNT3#/GPIO55		

EC IT8752E GPIO SETTING

Pin	Pin Name	Signal Name	Type
28	PWM0/GPA0	PWR_LED_UP#	O
29	PWM1/GPA1	CHG_LED_UP#	O
32	PWM2/GPA2		
33	PWM3/GPA3		
34	PWM4/GPA4	LCD_BL_PWM	O
35	PWM5/GPA5	FAN_PWM	O
36	PWM6/GPA6		
38	PWM7/GPA7		
122	RXD/GPB0	CHG_EN#	O
123	TXD/GPB1	PRECHG	O
139	CTX0/GPB2		
124	SMCLK0/GPB3	SMB0_CLK	I/O
125	SMDAT0/GPB4	SMB0_DAT	I/O
142	GA20/GPB5	A20GATE	O
4	KBRST#/GPB6	RC_IN#	O
126	GPB7	PM_RSMRST#	O
133	CRX0/GPC0	CRX0	I
129	SMCLK1/GPC1	SMB1_CLK	I/O
130	SMDAT1/GPC2	SMB1_DAT	I/O
64	GPC3	PM_PWRBTN#	O
136	WUI2/GPC4	AC_IN_OC#	I
65	GPC5	OP_SD#	O
140	WUI3/GPC6	BAT1_IN_OC#	I
20	GPC7	RFON_SW#	I
22	WUI0/GPD0	PWRLIMIT#	I
25	WUI1/GPD1	PM_SUSC#	I
26	WUI4/GPD2	BUF_PLT_RST#	I
27	ECSCI#/GPD3	EXT_SCI#	O
19	GPD4	EXT_SM#	O
37	GPD5	LCD_BACKOFF#	O
53	TACH0 / GPD6	FAN0_TACH	I
54	GPD7		
23	GPE0	VSUS_ON	O
94	GPE1	SUSC_EC#	O
95	GPE2	SUSB_EC#	O
96	GPE3	CPU_VRON	O
141	PWR5W/GPE4	PWR_SW#	I
39	WUI5/GPE5	BAT2_IN_OC#	I
21	GPE6	LID_SW#	I
24	GPE7	INSTANT_ON#	I
97	PS2CLK0/GPF0		
98	PS2DAT0/GPF1	COLOREN#	I
99	PS2CLK1/GPF2	MARATHON#	I
100	PS2DAT1/GPF3	DISTP#	I
101	PS2CLK2/GPF4	TP_CLK	I/O
102	PS2DAT2/GPF5	TP_DAT	I/O
131	SMCLK2/GPF6	THRO_CPU	O
132	SMDAT2/GPF7	TP_LED	O
118	WUI7/GPG0		
121	GPG1	PM_SUSB#	I
112	GPG2		
116	GPG6		

965GM/PM co-layout option:

965PM

Change:
U1001 to 965PM, U3601 to ALC888S
R1213-R1219 to 0ohm
C1406, C1501-C1504, C1506-C1507, C1510, C1514 to 0ohm

Mount:
D4801-D4803
F4801
J4801, J7001
H7001-H7004
Q4801
R1112-R1117, R1203-R1212, R1502, R2910, R3618-R3620, R4801-R4804
RX2901-RX2902, RX4801-RX4810
CX1201-CX1232

Un-mount:
R1202, R1401-R1403, R1501, R1503-R1505, R2909, R3621, R7001-R7008
RN7001-RN7011
RNX1201, RNX2901, RNX2915
L1501-L1505
C1404-C1405, C1407-C1409, C1505, C1509, C1511-C1513
CE1404, CE1501-CE1503


965GM



Change:
U1001 to 965GM
R1213-R1218 to 150ohm
R1219 to 1.3Kohm

Un-mount:
D4801-D4803
F4801
J4801, J7001
H7001-H7004
Q4801
R1112-R1117, R1203-R1212, R1502, R2910, R3618-R3620, R4801-R4804
RX2901-RX2902, RX4801-RX4810
CX1201-CX1232

Mount:
R1202, R1401-R1403, R1501, R1503-R1505, R2909, R3621, R7001-R7008
RN7001-RN7011
RNX1201, RNX2901, RNX2915
L1501-L1505
C1404-C1409, C1501-C1507, C1509-C1514
CE1404, CE1501-CE1503




		Title : System Setting	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007	Sheet	2	of 55





<http://mycomp.su/xl>

		Title : CPU****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	8 of 88



CFG5 : DMI Strap
0 = DMI x2
1 = DMI x4 (D)

CFG7 : CPU Strap
0 = Reserved
1 = Mobile CPU (D)

CFG9 : PCIe Graphic Lane
0 = Reverse Lane
1 = Normal Operation (D)

CFG13:12 : GMCH Test Mode
00 = Partial CLK Gating Disable
01 = XOR Mode Enable
10 = All Z Mode Enable
11 = Normal Operation (D)


CFG16 : FSB Dynamic ODT
0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)

CFG18 : Core Voltage
0 = 1.05V (D)
1 = 1.5V

CFG19 : DMI Lane Reversal
0 = Normal Operation (D)
1 = Lanes Reversed


CFG20 : Concurrent SDVO / PCIe
0 = Only one is operational (D)
1 = operate simultaneous


1 10KΩ 2 RN1101A PM EXTTS0
3 10KΩ 4 RN1101B PM EXTTS1
5 10KΩ 6 RN1101C MCH CLKREQ#
7 10KΩ 8 RN1101D



Option for 965PM/GM
965PM: Mount R1112-R1117
965GM: Un-mount R1112-R1117


CLK DREF# R1112 1 2 00Ω
CLK DREF# R1113 1 2 00Ω
CLK DREFSS R1114 1 2 00Ω
CLK DREFSS R1115 1 2 00Ω
SDVO CTRL CLK R1116 1 2 00Ω
SDVO CTRL DATA R1117 1 2 00Ω






Title : NB_965PM(PWR)

ASUSTek COMPUTER INC. NBI		Engineer: John Hung	
Size	Project Name	Custom	Rev
Custom	M50S/X55S		2.0
Date: Tuesday, September 04, 2007		Sheet 14 of 55	





<http://mycomp.su/xl>


		Title : NB_****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	17 of 55

<http://mycomp.su/xl>

		Title : NB_****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	18 of 55

<http://mycomp.su/xl>

		Title : MEM. ****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	19 of 55





ICH_TP3, ACZ_SDOUT : XOR Chain Entrance Strap
 00 = Reserved
 01 = Enter XOR Chain
 10 = Normal Operation (D)
 11 = Set PCIe Port Config Bit 1

GNT0#, SPL_CS1 : ICH8 Boot BIOS Select
 00 = Reserved
 01 = SPI
 10 = PCI
 11 = LPC (D)

GNT2# : PCIe Port Configuration 2(Port 5/6)
 0 = Port 5 (x2)
 1 = Port 5 (x1), Port 6(x1) (D)

GNT3# : A16 Swap override strip
 0 = Enable
 1 = Default (D)



USB 0	USB Conn.
USB 1	USB Conn.
USB 2	USB Conn.
USB 3	eSATA/USB
USB 4	NewCard
USB 5	Camera
USB 6	Bluetooth
USB 7	3G Card
USB 8	Fingerprint
USB 9	TV Tuner

ASUS		Title : SB_ICH8M(2)	
ASUSTeK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007	Sheet	21	of 25

<http://mycomp.su/xl>

		Title : SB_***	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	24 of 55

<http://mycomp.su/xl>

		Title : SB_***	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	25 of 55

<http://mycomp.su/xl>


		Title : SB_***	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	26 of 55




<http://mycomp.su/xl>

		Title : SB_***	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	27 of 55

<http://mycomp.su/xl>


		Title : SB_***	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	28 of 55






R1.1-12






R1.1-28
R2.0-08

R1.1-27





ASUS		Title : LAN MDC	
ASUSTeK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Monday, September 03, 2007		Sheet	35 of 55






PM: ALC888S
GM: ALC660-VD



ASUS		Title : AUD_ALC888S	
ASUSTek COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007	Sheet	36	of 55





Internal Speaker Conn.




<http://mycomp.su/xl>

		Title : AUD ****	
ASUSTEK COMPUTER INC. NEI		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	39 of 55






LPC Debug Port




For NewCard Debug Card




CP_PEF#	@ 00hm	2	1	R4405	CP_PEF# R
CLK_NEWCARD_REQ#	@ 00hm	3	4	R4401B	CLK_NEWCARD_REQ# R
PCIE_WAKE#	@ 00hm	1	2	R4401A	PCIE_WAKE# R
SMB_DAT_S	@ 00hm	3	4	R4402B	SMB_DAT_S R
SMB_CLK_S	@ 00hm	1	2	R4402A	SMB_CLK_S R


R2.0-14






ASUS		Title : BUG LPC Debug	
ASUSTek COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Monday, September 03, 2007	Sheet	44	of 55



ASUS		Title : TV_TV-Out	
ASUSTeK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Monday, September 03, 2007		Sheet	47 of 55



R1.1-22




R2.0-17

ASUS		Title : CRT_HDMI	
ASUSTeK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Monday, September 03, 2007		Sheet	48 of 55


<http://mycomp.su/xl>

		Title : TV ***	
ASUSTEK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	49 of 55

CPU Thermal Sensor




PWM Fan



ASUS		Title : FAN_Fan & Sensor	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Monday, September 03, 2013		Sheet 50 of 55	

<http://mycomp.su/xl>

		Title : USB ****	
ASUSTEK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	52 of 55



ASUS		Title : PCI WLAN	
ASUSTeK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Tuesday, September 04, 2017	Sheet	53	of 55


<http://mycomp.su/xl>

		Title : BAR ****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	54 of 55


<http://mycomp.su/xl>

		Title : SIO ****	
ASUSTEK COMPUTER INC. NEI		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	55 of 55


Power LED




Cap Lock LED




Num Lock LED












HDD & ODD LED



E-Mail LED




Touch-pad Lock LED




R1.1-24

ASUS		Title : LED Indicator	
ASUSTeK COMPUTER INC. NBI		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Tuesday, September 04, 2017	Sheet	56	of 55




		Title : DSG Discharge	
ASUSTek COMPUTER INC. NBI		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S		
Date: Monday, September 03, 2007		Sheet	57 of 55




<http://mycomp.su/xl>


		Title : DJ ***	
ASUSTEK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	59 of 59

DC Jack




Battery Connector








		Title : BT Bluetooth	
ASUSTeK COMPUTER INC. NBI		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	61 of 95




ASUS		Title : TPM_TPM 1.2	
ASUSTeK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Monday, September 03, 2007		Sheet	82 of 88








Screw Hole A




Screw Hole B




Screw Hole C




Screw Hole F




Screw Hole H




Screw Hole I




Screw Hole J



Screw Hole K



Screw Hole L








R1.1-26

		Title : OTH_****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	68 of 68

<http://mycomp.su/xl>

		Title : OTH ****	
ASUSTEK COMPUTER INC. NEI		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	89 of 88



<http://mycomp.su/xl>

		Title : VGA ****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Monday, September 03, 2007		Sheet	71 of 88

<http://mycomp.su/xl>

		Title : VGA_****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Monday, September 03, 2007		Sheet	72 of 88

<http://mycomp.su/xl>

		Title : VGA ****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Monday, September 03, 2007		Sheet	73 of 88

<http://mycomp.su/xl>

		Title : VGA_****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	74 of 88

<http://mycomp.su/xl>

		Title : VGA_****	
ASUSTEK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	75 of 88

<http://mycomp.su/xl>

		Title : VGA_****	
ASUSTEK COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	76 of 88

<http://mycomp.su/xl>


		Title : VGA_****	
ASUSTeK COMPUTER INC. (NBI)		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	77 of 88


<http://mycomp.su/xl>


		Title : VGA_****	
ASUSTEK COMPUTER INC. NEI		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	78 of 88

<http://mycomp.su/xl>

		Title : VGA_****	
ASUSTEK COMPUTER INC. NEI		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		2.0
Date: Monday, September 03, 2007		Sheet	79 of 88







3/16 delete +2.5VSUS

3/14 EE modify to daughter,so delete this page

<http://mycomp.su/xl>

		Title : N/A	
ASUSTek COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Monday, September 03, 2007		Sheet	85 of 85

<http://mycomp.su/xl>

		Title : N/A	
ASUSTEK COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Monday, September 03, 2007		Sheet	86 of 88

<http://mycomp.su/xl>

		Title : N/A	
ASUSTeK COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Monday, September 03, 2007		Sheet	87 of 88

POWER PATH & BAT_LEARN

90 WATT

● AC_In Threshold: 2.048Vmax AD_DOCK_IN
> 17.44V active
Adapter In(mv) = $[0.075V/Rsense/Adm]/[VCL5/VREF]$
Rsense=42mΩ/0.000m
VCL5=2.534V
⇒ In(mv)=5.4
⇒ In(mv)=5.4
⇒ Constant Power = $13 \times 4.5 = 59.5W$
⇒ RST to 20V/257/1500m
Charge Current Ichg = $[0.075V/Rsense/CHG]/[VCTL3.6V]$
Rsense=42mΩ/0.000m
VCTL3.6V = 3.6V
⇒ Ichg = 2.5A
VCTL1.588V = 1.588V
⇒ Vbatt = 4.2V
Mode pin: Vbatt > 2.8V (90% to LDO pin) → 4 Cells
2.8 < Vbatt < 1.8V (Booting) → 3 Cells
0.8 < Vbatt → 2 Cells
VCTL = 0.8V or DCIN = 7V → Charger Disable
Precharge current=150mA


3/6 change for
3S2P/3S3P only 4/4
deleted

30 PRECHG

30 CHG_ENH

AC_APPR_UC


30 BAT_LEARN




<http://mycomp.su/xl>

		Title : N/A	
ASUSTEK COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Monday, September 03, 2007		Sheet	89 of 89


BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF




ASUS		Title : POWER_DETECT	
ASUSTek COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name	Rev	
Custom	M50S/X55S	1.0	
Date: Monday, September 03, 2007	Sheet	90	of 95


POWER GOOD DETECTOR




AC_BAT_SYS_INV	AC_BAT_SYS_INV	45,88
AC_BAT_SYS	AC_BAT_SYS	70,80,81,82,83,88
BAT_O	BAT	88
BAT_CON	BAT_CON	60,88
+2.5VREF	+2.5VREF	84,88,90
+3VA	+3VA	20,30,56,57,81
+5VAD	+5VAD	81,84,90
+5VO	+5VO	81,82,83,84,90,91
+5VSUS	+5VSUS	23,31,81,88
+5V	+5V	15,44,45,56,57,63,65,66,70,91
+5VS	+5VS	22,23,31,36,37,46,48,50,51,56,57,63,80,91
+3VDO	+3VDO	81,91,92
+3VSUS	+3VSUS	22,23,33,81
+3V	+3V	35,43,45,53,57,61,62,64,91
+3VS	+3VS	7,8,11,15,21,22,23,29,30,32,33,36,37,40,41,42,43,44,45,46,47,48,50,51,53,56,57,58,62,63,64,65,66,67,70,80,91,92
+5VA	+5VA	56,63,81
+12VSUS	+12VSUS	81,84,91
+12V	+12V	42,91
+12VS	+12VS	37,45,46,70,91
+1.8VDO	+1.8VDO	83,91
+1.8V	+1.8V	7,8,9,11,14,15,57,83
+1.8VS	+1.8VS	38,57,66,70,91
+0.9VDO	+0.9VDO	9,57,70,83
+0.9VS	+0.9VS	83
+1.05VDO	+1.05VDO	80,82
+VCCP	+VCCP	3,4,5,10,12,14,15,20,23,29,57,82
+1.5VDO	+1.5VDO	62,84
+1.5VS	+1.5VS	4,15,21,23,43,53,57,58,64,70,82
+VDORE	+VDORE	4,5,80
+1.25VS	+1.25VS	11,15,23,57,84


FOR POWER TEST










R1.1-31




USB Port 1





R1.1-17



Headphone Jack



MIC In Jack



ASUS		Title : USB & Audio Jack	
ASUSTek COMPUTER INC. NE1		Engineer: Wenchl Shen	
Size	Project Name	Rev	
Custom	M50S/X55S	2.0	
Date: Monday, September 03, 2007	Sheet	95	of 98

Rev	Date	Description
R1.0		First Release!
R1.1 Green Block		** Merge IO board into main board PCB. Page 95. 01.Remove VR_VID[6:0] testing series 0 0hm. Page 4. 02.Change 6pcs +VCORE capacitors to No-Stuff for cost down. Page 5. 03.Change 3pcs +0.9VS capacitors to No-Stuff for cost down. Page 9. 04.Change N1Sv USB port to follow N2Sv, and modify USB_OC#. Page 21,43,45. 05.PM Request: Change Bluetooth LED tp E-Mail LED. Page 22,56. 06.Follow Intel to change C2304 to 1uF/16V(XR). Page 23. 07.Follow R1E to change R2904 to 270ohm. Page 29. 08.Follow IT8752/8512 EC Common Hardware Pin Assignment v0.005, change GPE7 to INSTANT_ON# and GPG0 to PM_THERM#. Page 30. 09.PM REquest: Remove USB port charger function. Page 30,65. 10.PM change WWAN LED to touch-pad lock LED. Page 30,56. 11.Change IR to 36KHz to meet Vista remote control Min. range requirement. Page 31. 12.Remove testing 2nd CIR design. Page 31. 13.Change X3301 to 49S type for cost down. Page 33. 14.LAN chip version change. Page 33. 15.Audio codec chip change version. Page 36. 16.N1Sv/X55 will not supprot 3G function. Page 36,67. 17.Add S/PDIF & HDMI jack detect by Realtek sugesstion. Page 36,65,70,95. 18.Modify audio de-pop circuit. Page 36,37. 19.Modify LVDS power sequence failed bug. Page 45. 20.Modify LCD abnormal display bug due to LVDS pair mismatch. Page 45,70. 21.Remove HDTV support function. Page 47,70. 22.Remove HDMI EMI filter design. Page 48. 23.X55 need two pwer LEDs. Page 56. 24.PM change WLAN LED to RF LED. Page 56,63. 25.Bluetooth pin define error. Page 61. 26.Remove co-layout sequence logic control circuit. Page 68. 27.ME change parts: J3401,J5102,J6002,J6501. Page 34,51,60,65. 28.EMI modification. Page 34,36,65. 29.Crystal accuracy fine-tune. Page 30.USB droop test fail. Page 65. 31.Remove IO board USB common choke design. Page 95. 32.Speaker fine-tune. Page 37. 33.Cost down for 4-wire PWM fan. Page 50. 34.Cost down: Change RB717F to BAT54AW. Page 37,45,48,56.
R2.0 Pink Block		01.Change +1.25VS_MPLL, +1.25VS_PEGPLL & +1.8V_SM_CK PLL design. Page 15. 02.Add CMOS crack protection circuit. Page 22. 03.Reserve C2337 (10UF/16V) for +5VSB_E1CH. Page 23. 04.Change ICS9LPR363 version from D to E for SATA clock jitter improve. Page 29. 05.With EMI's confirmation, replace R2901, R2905, R2906 with short-pad JP2901, JP2902, JP2903. Page 29. 06.With EC's confirmation, change ITE8752 P/N to 06G042016011. Page 30. 07.With EMI's confirmation, replace R3001 with short-pad JP3002. Page 30. 08.With EMI RD's confirmation, remove reserved LAN common choke circuit. Page 34. 09.With EMI's confirmation, change R3612, R3614, R3615, R3616, R3622, R3624, R3626 to short-pad JP3601-JP3607. And change R3611, R3613, R3623, R3625 to No-Stuff. Page 36. 10.Post wave sounds abnormal when audio amplifier use GMT G1431. Change C3706 to 0.33UF to shorten audio amplifier start-up time. Page 37.

Rev	Date	Description
		11.For cost down, change CE3701-CE3704 to 47UF. And after EA test, these can pass Vista audio criteria. Page 37. 12.With EMI's confirmation, remove reserved 1394 common choke circuit. Page 41. 13.With EMI's confirmation, remove reserved NewCard USB common choke circuit. Page 43. 14.Add NewCard debug card co-layout circuit. Page 44. 15.EMI modification: change reserved common choke circuit from USB port to internal camera port. Page 45. 16.With EMI's confirmation, replace RX4603, RX4604 with JP4601, JP4602. Page 46. 17.HDMI jack detection modification. Page 48,70. 18.With EMI's confirmation, replace RX4809, RX4810 with JP4801, JP4802. Page 48. 19.Change PWM FAN capacitors to 10UF. Page 50. 20.Modify X55S power LED design. Page 56. 21.Modify DC_IN head for 120W design. Page 60. 22.With EMI's confirmation, remove reserved e-SATA/USB combo port USB common choke circuit. Page 66. 23.Reserve R8023 for shortage issue of ISL6262A. Page 80. 24.QTR USB plug test failed, change USB connector. Page 95.

		Title : Revision History	
ASUSTek COMPUTER INC. NE1		Engineer: John Hung	
Size	Project Name		Rev
Custom	M50S/X55S		1.0
Date: Wednesday, September 05, 2012		Sheet	98 of 98