


A8J/F SCHEMATIC R11

PAGE	Content	PAGE	Content
	SYSTEM PAGE REF.		POWER PAGE REF.
4	YONAH CPU (1)	50	POWER_VCORE
5	YONAH CPU (2)	51	POWER_SYSTEM
6	CPU CAP/THERMAL SENSOR	52	POWER_I/O_1.8V & 1.05VS
7	CLOCK GEN.	53	POWER_I/O_+1.5VS
8	Calistoga--CPU	54	POWER_I/O_VTT & +2.5VS
9	Calistoga--PCIE	55	POWER_VGA_CORE(Empty)
10	Calistoga--DDR2	56	POWER_VGA_RAM(Empty)
11	Calistoga--POWER	57	POWER_CHARGER
12	Calistoga--GND	58	POWER_PIC
13	Calistoga--Strap	59	POWER_SELECTOR
14	DDR2 S0-DIMM_0	60	POWER_PROTECT
15	DDR2 S0-DIMM_1	61	POWER_LOAD SWITCH
16	DDR2 ADDRESS TERMINATION	62	POWER_FLOWCHART
17	VGA CONN	63	POWER_SIGNAL
18	LVDS & INVERTER CONN		
19	CRT & TV_OUT		
20	ICH7M--CPU, IDE, AUDIO		
21	ICH7M--PCI, PCI-E, USB		
22	ICH7M--GPIO		
23	ICH7M--VCC, GND		
24	HDD & CD-ROM CONN		
25	USB PORTS		
26	SUPER I/O LPC47N217		
27	BIOS & FIR		
28	KBC 38857		
29	SM BUS & POWER PORT		
30	PCI-E--GIGA_LAN RTL8111B		
31	PCI-E--MINI CARD		
32	PCI-E--NEW CARD		
33	PCI--1394, CardReader R5C832		
34	PCI--4 IN1 CON		
35	PCI--Empty		
36	AUDIO CODEC AD1986A		
37	AUDIO AMP G1420		
38	MDC, B/T, TPM & DISCHG, HOLE		
39	DVI CONN		
40	ACIN, BAT, FAN, I/O PORT		
41	SW & LED & TP		
42	POWER-ON SEQUENCE		
43	HISTORY		
44	I/O PORT		

A8J/F Yonah/Galistoga BLOCK DIAGRAM



PCI Device	IDSEL#	REQ/GNT#	Interrupts	PC/PCI
Chipset (Host to PCI)	(AD30 internal)	n/a		
Integrated LAN	AD24(NO USE)			
1394	AD16	0	A	
4 IN 1		0	B	



SM_BUS ADDRESS : Thermal MAX6657 = 1001100x (98h)
 CLK_GEN. = 1101001x (D2h)
 DDR_SODIMMO = 1010000x (A0h)
 DDR_SODIMM1 = 1010010x (A4h)
 VGA_Thermal IC = 1001100x (9Ah)





ICH7M_GPIO	Use As	Signal Name	Power
GPIO 00	i GPI	PM_BMBUSY#	+3VS
GPIO 01	i GPI	PCI_REQ#5	+3VS
GPIO [5:2]	i GPI	PCI_INT[E:H]#	+3VS
GPIO 06	i GPO	BACK_OFF#	+3VS
GPIO 07	i GPI	RF_SW_OFF#	+3VS
GPIO 08	i GPI	EXTSMI#_3A	+3VSUS
GPIO 09	i GPI	PD_DET#	+3VSUS
GPIO 10	i GPI	CHG_FULL_OC	+3VSUS
GPIO 11	i Native	SMB_ALERT#	+3VSUS
GPIO 12	i GPI	KB_SCI#	+3VSUS
GPIO 13	i GPI	SIO_SMI#	+3VSUS
GPIO 14	i GPI	PD_UnDock#	+3VSUS
GPIO 15	i GPO	802_LED_EN#	+3VSUS
GPIO 16	00 GPO	PM DPRSLPVR	+3VS
GPIO 17	01 GPO	PCI_GNT#5	+3VS
GPIO 18	01 GPO	STP_PCI#	+3VS
GPIO 19	i1 GPI	PD_RDY#	+3VS
GPIO 20	01 GPO	STP_CPU#	+3VS
GPIO 21	i1 GPO	PD_SIO_RST#	+3VS
GPIO 22	i1 Native	PCI_REQ#4	+3VS
GPIO 23	i1 Native	LPC_DRQ#1	+3VS
GPIO 24	00 GPO	PD_EN#	+3VSUS
GPIO 25	01 GPO	CB_SD#	+3VSUS
GPIO 26	00 GPO	OP_SD#	+3VSUS
GPIO 27	00 GPO	WLAN_ON#	+3VSUS
GPIO 28	00 GPO	1Hz	+3VSUS
GPIO 29	i0 Native	USB_OC#5	+3VSUS
GPIO 30	i0 Native	USB_OC#6	+3VSUS
GPIO 31	i0 Native	USB_OC#7	+3VSUS
GPIO 32	01 GPO	PM_CLKRUN#	+3VS
GPIO 33	01 GPO	BT_ON/OFF#	+3VS
GPIO 34	00 GPO	FWH_WP#	+3VS
GPIO 35	00 GPO	SATACLKREQ#	+3VS
GPIO 36	i0 GPO	BT_LED_EN#	+3VS
GPIO 37	i0 GPI	PCB_ID0	+3VS
GPIO 38	i0 GPI	PCB_ID1	+3VS
GPIO 39	i0 GPI	PCB_ID2	+3VS
GPIO [40:47]	NA	NA	NA
GPIO 48	Native	PCI_GNT#4	+3VS
GPIO 49	Native	H_PWRGD	+VCORE

M38857_GPIO	USE_AS	SIGNAL_NAME	Power
P23	GPO	MSK_INSTKEY#	+3V
P22	GPO	BAT_LEARN	+3V
P21	GPO		+3V
P20	GPO	KBCRSM	+3V
P42	GPO	WATCHDOG	+3V
P43	GPI	SWDJ_EN	+3V
P44	GPO	KBCPURST_3Q	+3V
P45	GPO	KBC_GA20	+3V
P46	GPO	KBSCI_3Q	+3V
P47	GPI	PM_CLKRUN#	+3V
P50	GPI	BAT_LLOW#_OC	+3V
P51	GPI	FAN1_TACH	+3V
P52	GPO	KBDDT0	+3V
P53	GPO	KBDDT1	+3V
P54	GPI	LID_KBC#	+3V
P55	GPI	BAT_IN_OC#	+3V
P56	GPO	FAN1_DC	+3V
P57	GPO	ADJ_BL	+3V
P67	GPI		+3V
P66	GPI	PANLOCK_#	+3V
P65	GPI	MARATHON_#	+3V
P64	GPI	ACIN_OC#	+3V
P63	GPI		+3V
P62	GPI	WIRELESS_#	+3V
P61	GPI	INTERNET_#	+3V
P60	GPI	BLUETOOTH_#	+3V
P76	GPIO	SMD_BAT	+3V
P77	GPIO	SMC_BAT	+3V
P27	GPO	SCR_LED#	+3V
P26	GPO	NUM_LED#	+3V
P25	GPO	CAP_LED#	+3V
P24	GPO	SET_PCIRSTNS#	+3V
P40	GPO	KBC_EXTSMI	+3V
P41	GPO	PANLOCK_LED	+3V

47N217_GPIO	USE_AS	SIGNAL_NAME	Power
GPIO10	GPI	NONE	+3VS
GPIO11	GPO	NONE	+3VS
GPIO12	GPO	NONE	+3VS
GPIO13	GPI	NONE	+3VS
GPIO14	GPI	NONE	+3VS
GPIO23	GPO	ATI_RST#	+3VS
GPIO40	GPI		+3VS
GPIO41	GPI		+3VS
GPIO40	GPI		+3VS
GPIO43	GPI		+3VS
GPIO44	GPI		+3VS
GPIO45	GPI		+3VS
GPIO46	GPI	VGA_DETEC#	+3VS
GPIO47	GPI		+3VS

+VCCP > +VCCP 4,6,8,11,12,20,23,52
+1.5VS > +1.5VS 9,11,12,17,23,31,32,38,52
+VCORE > +VCORE 6,50






+VCCP 4,5,8,11,12,20,23,52
 +VCCORE 5,50
 +3VS 7,9,11,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
 +5VA 51,54,57

CPU_BSEL0 R28 1K MCH_BSEL0 9
CPU_BSEL1 R29 1K MCH_BSEL1 9
CPU_BSEL2 R30 1K MCH_BSEL2 9

Bclk	FSB	FSLC	FSLB	FSLA
133	533	BSEL2	BSEL1	BSEL0
166	667	L	L	H
		L	H	H

R33 10K * PCICLK2




/	PIN9	PIN5	PIN17	PIN18
*	0	X	27FIX	27SS
	1	0	96MSS_T	96MSS_C
	1	1	PCIE_X0_T	PCIE_X0_C

PIN8 : 0=SRC Pair, 1=CPU_ITP pair
PIN64: 0=PCIE_XCLK, 1=PEREQ#

Int. PU: PIN5, PIN9, PIN32, PIN33, PIN34
Int. PD: PIN64



PLACE termination close to source IC




PEREQ#1: PCIE_X0, PCIE_X6
PEREQ#2: PCIE_X1, PCIE_X8
PEREQ#3: PCIE_X2, PCIE_X4
PEREQ#4: PCIE_X3, PCIE_X5, PCIE_X7


ASUSTek COMPUTER INC.
4 FL., No.150, Li-Te Rd., Peitou, Taipei, Taiwan, ROC

Title		Rev
CLK ICS954310AGLF		1.1
Size	Document Number	
Custom	A8J/F	
Date	Thursday, October 06, 2005	Sheet 7 of 63






14 M_A_DQ[0..63]























DDR SYSTEM MEMORY A



15 M_B_DQ[0..63]



DDR SYSTEM MEMORY B




POWER




NOTE: 0.1uF caps in 1.5SxPLL need to be located as edge caps within 200 mils.

NOTE: 0.1uF CAPS USED IN +1.5VS, +3.3VS +2.5VS should be placed within 200 mils of edge.


+1.5VS	+1.5VS	5,9,12,17,23,31,32,38,52
+2.5VS	+2.5VS	17,19,38,54
+3VS	+3VS	6,7,9,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
+VCCP	+VCCP	4,5,6,8,12,20,23,52






CFG5 : DMI STRAP

LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG7 : CPU STRAP

LOW = RESERVED
HIGH = Mobile Yonah CPU (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE
HIGH = NORMAL OPERATION (Default)



CFG10 : HOST PLL VCO SELECT

LOW = RESERVED
HIGH = MOBILITY (Default)









CFG11 : PSB 4x CLK ENABLE

LOW = 4X ENABLED
HIGH = 8X ENABLED (Default)

CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown resistors.

+3VS +3VS

6,7,9,11,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61



CFG[13:12] : GMCH TEST MODE SELECT

00 = Partial CLK gating disable
01 = XOR Mode Enable
10 = ALL Z Mode Enable
11 = NORMAL OPERATION (Default)

CFG15 : ICH RESET Disable

LOW = ICH RESET Disabled
HIGH = Normal Operation (Default)

CFG16 : FSB Dynamic ODT


LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)


CFG18 : GMCH Core Voltage Level

LOW = 1.05V (Default)
HIGH = 1.5V



CFG19 : DMI LANE REVERSAL





LOW = NORMAL (Default)
HIGH = LANES REVERSED













Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS



















+2.5VS	11,17,38,54
+3VS	6,7,9,11,13,14,15,17,18,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
+5V	15,17,25,28,32,36,38,40,41,59,61
+5VS	22,23,24,28,29,36,37,38,39,40,41,50,61

















+3VS
+5VS
+3VSUS









6,7,9,11,13,14,15,17,18,19,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
19,23,24,28,29,36,37,38,39,40,41,50,61
18,21,23,28,29,30,42,51










ASUSTek COMPUTER INC. 4 FL., No.150, Li-Te Rd., Pitou, Taipei, Taiwan, ROC			
Title: HDD & CD-ROM CONN			
Size Custom	Document Number ABJ/F		Rev 1.1
Date: Thursday, October 06, 2005		Sheet 24 of 63	



Super I/O









+3VS 6,7,9,11,13,14,15,17,18,19,22,23,24,26,28,29,30,31,32,33,36,38,41,50,52,60,61

Input Event only at P54, P55, P60 - P67


EC should set
OP_SD low in S
keep from
leakage.



KBDDT1	KBDDT0	Matr1
1	1	US
1	0	UK
0	1	JP





ICH7-M














Termal Sensor,
Clock Generator
DDR2 SO-DIMM
TPM

+3VA		+3VA	20,38,41,42,54,63
+5VA		+5VA	6,51,54,57
+3VSUS		+3VSUS	18,21,22,23,28,30,42,51
+5VSUS		+5VSUS	23,51
+0.9VS		+0.9VS	16,53
+VCCP		+VCCP	4,5,6,8,11,12,20,23,52
+1.5VS		+1.5VS	5,9,11,12,17,23,31,32,38,52
+2.5VS		+2.5VS	11,17,19,38,54
+3VS		+3VS	6,7,9,11,13,14,15,17,18,19,22,23,24,26,27,28,30,31,32,33,36,38,41,50,52,60,61
+5VS		+5VS	19,22,23,24,28,36,37,38,39,40,41,50,61
+12VS		+12VS	17,18,41,61
+1.8V		+1.8V	9,12,14,15,38,53
+3V		+3V	28,30,31,32,34,37,38,42,54,61
+5V		+5V	15,17,19,25,28,32,36,38,40,41,59,61
+12V		+12V	34,37,61
+VCORE		+VCORE	5,6,50
+5VLCM		+5VLCM	28,57,58,59,60













+1.5VS → +1.5VS
 +3VS → +3VS
 +3V → +3V
 5, 9, 11, 12, 17, 23, 31, 38, 52
 6, 7, 9, 11, 13, 14, 15, 17, 18, 19, 22, 23, 24, 26, 27, 28, 29, 30, 31, 33, 36, 38, 41, 50, 52, 60, 61
 28, 30, 31, 34, 37, 38, 42, 54, 61







+3VS O +3VS 6,7,9,11,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,36,38,41,50,52,60,61






Open Drain:
PME#,
SERR#,
INTn#





PCI / OTHER







+3V +3V 28,30,31,32,37,38,42,54,61
+12V +12V 37,61








Azalia MDC MODEM CON




Bluetooth Module CON




CPU




SCREW




TPM Module CON










Camera Module CON




+1.5VS	+1.5VS	5,9,11,12,17,23,31,32,52
+1.8V	+1.8V	9,12,14,15,53
+2.5VS	+2.5VS	11,17,19,54
+3V	+3V	28,30,31,32,34,37,42,54,61
+3VS	+3VS	6,7,9,11,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,41,50,52,60,61
+5V	+5V	15,17,19,25,28,32,36,40,41,59,61
+5VS	+5VS	19,22,23,24,28,29,36,37,39,40,41,50,61












+5VS  +5VS 19,22,23,24,28,29,36,37,38,40,41,50,61



ACIN_CONN









+3V 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
 +3VA 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
 +3VSUS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100



Revision History

Power:


System:





LINE OUT
SPDIF




MIC







USB








Close to Phase 1 Inductor








+3VAO



+2.5VS








5					4					3					2					1				
D																								
C																								
B																								
A																								
										Title : POWER_VGA_CORE														
<OrgName>										Engineer: Mia / Charlse														
Size		Project Name																				Rev		
Custom		A8J																				2.1		
Date: Thursday, October 06, 2005										Sheet 55 of 63														
5					4					3					2					1				


TOTAL POWER=65W
-->3.42A

40.42,59.60 A/D_DOCK_IN


BATSEL_2P# = "H" (1P)			
BAT opacity	R5712	VICTL(V)	ICHG(A)
2000mAH	41.2K	1.8976	1.39
2200mAH	52.3K	2.0989	1.537
2400mAH	66.5K	2.2918	1.679
2600mAH	86.6K	2.4871	1.822




PIC16F54C




BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF





BATTERY A/D_SD# (OVP)





POWER GOOD DETECTOR




SUSC#_PWR POWER



SUSB#_PWR POWER







FOR POWER TEST

