



TERESA Block Diagram




6 H_A#16..3
6 H_REQ#4..0
6 H_A#31..17



Layout Note:
Comp0,2 connect with Z0=27.4 ohm,
make trace length shorter than 0.5".
Comp1,3 connect with Z0=54.9 ohm,
make trace length shorter than 0.5".
Comp3/0 at least 25 mils away from
any other toggling signal.
27.4 ohm connects with an ~18mil
wide trace to comp0.
54.9 ohm connect with 5mil-wide
to comp1

BCLK	FSB	BSEL2	BSEL1	BSEL0
133MHz	533MHz	L	L	H

(070122)Change CPU Socket
into PN=12G011204796



Celeron M FSB:533MHz			
	MIN	TYP	MAX
VCCP	0.997V	1.05V	1.102V
	MIN	TYP	MAX
ICCP			2.5A

PCB layout for the CPU socket area, showing connections for the U201C CPU, various voltage regulators (JP301, R301, R302), and memory modules (RN303D, RN302A, RN302B, RN302C, RN302D, RN303A, RN303B, RN303C). The diagram includes pin headers for VCC, VCCP, VCCS, VSSS, and VSS, and various test points and components like capacitors (C301, C318) and resistors (R301, R302).

U201C Pin Connections:

- VCC:** A7, A9, A10, A12, A13, A15, A17, A18, A20, B7, B9, B10, B12, B14, B15, B17, B18, B20, C9, C10, C12, C13, C15, C17, C18, D9, D10, D12, D14, D15, D17, D18, E7, E9, E10, E12, E13, E15, E17, E18, E20, F7, F9, F10, F12, F14, F15, F17, F18, F20, AA7, AA9, AA12, AA14, AA15, AA17, AA18, AA20, AB9, AC10, AB10, AB12, AB14, AB15, AB17, AB18, AB19.
- VCCP:** VCCP[1] to VCCP[100].
- VCCS:** VCCS[1] to VCCS[6].
- VSSS:** VSSS[1] to VSSS[6].
- VSS:** VSS[1] to VSS[6].

JP301 Connections:

- Pin 1: +VCCA
- Pin 2: +1.5V0
- Pin 3: Do Not Stuff

R301 Connections:

- Pin 1: VCCSENSE
- Pin 2: +VCCORE
- Pin 3: 1000ohm

R302 Connections:

- Pin 1: VSSSENSE
- Pin 2: 1000ohm
- Pin 3: GND

Memory Module Connections:

- RN303D:** Pin 7: 00hm, Pin 8: RN303D
- RN302A, RN302B, RN302C, RN302D, RN303A, RN303B, RN303C:** Pins 1-8: 00hm, Pins 9-16: VR_VID0 to VR_VID6

Capacitors:

- C301:** 10uF/10V, connected to +VCCA and GND.
- C318:** 0.01uF/25V, connected to +VCCA and GND.

Resistors:

- R301:** 120mA / 20mil, Close to Pin B26
- R302:** 1000ohm, connected to VSSSENSE and GND.

Checklist:

- checklist suggests 10uF POSCAP


Other Components:

- AGTL+:** Connected to VCCP.
- B26:** Connected to +VCCA.
- GND:** Multiple ground connections throughout the layout.

Notes:

- (070122)Change CPU Socket into PN-12G011204796


U20I0					
A4	VSS[1]	VSS[82]	P6		
A8	VSS[2]	VSS[83]	P21		
A14	VSS[3]	VSS[84]	P24		
A16	VSS[4]	VSS[85]	R5		
A19	VSS[5]	VSS[86]	R22		
A23	VSS[6]	VSS[87]	R25		
B4	VSS[8]	VSS[89]	T4		
B8	VSS[9]	VSS[90]	T23		
B11	VSS[11]	VSS[91]	T26		
B13	VSS[12]	VSS[93]	U8		
B16	VSS[13]	VSS[94]	U11		
B21	VSS[14]	VSS[95]	U24		
B24	VSS[16]	VSS[97]	V2		
C3	VSS[17]	VSS[98]	V5		
C11	VSS[18]	VSS[99]	V22		
C14	VSS[19]	VSS[100]	W1		
C16	VSS[20]	VSS[101]	W4		
C19	VSS[21]	VSS[102]	W23		
C2	VSS[22]	VSS[103]	W26		
C22	VSS[24]	VSS[104]	Y3		
C25	VSS[25]	VSS[105]	Y6		
D1	VSS[26]	VSS[107]	Z1		
D4	VSS[27]	VSS[108]	AA2		
D8	VSS[28]	VSS[109]	AA5		
D11	VSS[29]	VSS[110]	AA8		
D16	VSS[30]	VSS[111]	AA11		
D19	VSS[31]	VSS[112]	AA14		
D23	VSS[32]	VSS[113]	AA16		
D26	VSS[33]	VSS[114]	AA19		
E3	VSS[35]	VSS[116]	AA22		
E8	VSS[36]	VSS[117]	AA25		
E11	VSS[37]	VSS[118]	AB1		
E14	VSS[38]	VSS[119]	AB4		
E16	VSS[39]	VSS[120]	AB8		
E21	VSS[40]	VSS[121]	AB11		
E24	VSS[42]	VSS[123]	AB13		
F5	VSS[43]	VSS[125]	AB19		
F8	VSS[44]	VSS[126]	AB23		
F13	VSS[45]	VSS[127]	AB26		
F16	VSS[46]	VSS[128]	AC3		
F19	VSS[47]	VSS[129]	AC6		
F22	VSS[48]	VSS[130]	AC8		
F25	VSS[50]	VSS[131]	AC11		
G4	VSS[51]	VSS[132]	AC14		
G1	VSS[52]	VSS[133]	AC16		
G2	VSS[53]	VSS[134]	AC21		
G26	VSS[54]	VSS[135]	AD2		
H3	VSS[55]	VSS[136]	AD5		
H6	VSS[56]	VSS[137]	AD8		
H21	VSS[57]	VSS[139]	AD11		
J2	VSS[59]	VSS[140]	AD13		
J5	VSS[60]	VSS[141]	AD19		
J22	VSS[61]	VSS[142]	AD22		
K1	VSS[62]	VSS[143]	AD25		
K4	VSS[63]	VSS[144]	AE1		
K23	VSS[65]	VSS[146]	AE4		
L2	VSS[66]	VSS[147]	AE8		
L6	VSS[67]	VSS[148]	AE11		
L21	VSS[68]	VSS[149]	AE14		
M2	VSS[69]	VSS[150]	AE16		
M5	VSS[70]	VSS[151]	AE23		
M22	VSS[71]	VSS[153]	AE26		
M25	VSS[72]	VSS[155]	AF3		
N1	VSS[73]	VSS[154]	AF8		
N19	VSS[74]	VSS[155]	AF9		
N23	VSS[75]	VSS[156]	AF11		
N26	VSS[76]	VSS[157]	AF13		
P3	VSS[77]	VSS[158]	AF16		
	VSS[78]	VSS[159]	AF21		
	VSS[79]	VSS[160]	AF24		
	VSS[80]	VSS[161]			
	VSS[81]	VSS[162]			



Fan Speed Control

KBC will issue a
analog (a voltage
level) signal.

SW: FAN_DA1 must be low during S3



THERMAL PROTECTION
PLACE UNDER CPU
(85 DEGREE C)

105 -> 85, R411 need to be tuned
(1204) maybe R411=14.7K Ohm(10G213147213010)

(061214)Add 4 thermiters

(070130)Add 0ohm resister

Standby Mode: 3uA(Max. 10uA)
Full Active: 0.5 mA(Max. 1mA)

(070110)
Add second source: 06G023048021

2 (070110)Add R418 and Q404 to avoid error action


Route H_THERMDA and H_THERMDC
on the same layer

```


-----OTHER SIGNALS
 12 mils
=====GND
 10 mils
=====H_THERMDA(10 mils)
 10 mils
=====H_THERMDC(10 mils)
 10 mils
=====GND
 12 mils
-----OTHER SIGNALS

Avoid BPSB,Power


```




Request	Control net	Net name
PCIE_REQ1#	PCIE0(#),PCIE6(#)	None
PCIE_REQ2#	PCIE1(#),PCIE8(#)	None
PCIE_REQ3#	PCIE2(#),PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#),PCIE5(#),PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H



Layout Note:
Place termination close to source IC



PREQ#1
0=PCIE 6/0 Not Controlled
1=PCIE 6/0 Controlled

PREQ#2
0=PCIE 8/1 Not Controlled
1=PCIE 8/1 Controlled

PREQ#3
0=PCIE 4/2 Not Controlled
1=PCIE 4/2 Controlled

PREQ#4
0=PCIE 7/5/3 Not Controlled
1=PCIE 7/5/3 Controlled

PCMCIA

ASUS/ALPHA		Title : CLOCK GEN	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007	Sheet 5	of 57	

SELPCIE0_LCD#:
0-->pin17, pin18=LCDCLK(96MHz) or
27M/27M_SS

SELLCD_27#/PCICLK_F1:
1-->pin17, pin18=LCDCLK(96MHz)

PCICLK2/REQ_SEL:
1-->pin40, pin41=PREQ1#, PREQ2#

ITP_EN/PCICLK_F0:
1-->CPU_ITP pair

Realtek:Mount R519,Remove R550 R534

Internal Pull-Up Resistor

Internal Pull-Down Resistor

Pin34 is PWRSAVE#

internal
pull high

REF1/FSLC/TEST_SEL
REF0

ICS954310CGLFT

2 H_D#[0..63]

H_A#[31..3] 2

U601A

H_D#0	F1	H_D# 0
H_D#1	J1	H_D# 1
H_D#2	H1	H_D# 2
H_D#3	J6	H_D# 3
H_D#4	H3	H_D# 4
H_D#5	K2	H_D# 5
H_D#6	G1	H_D# 6
H_D#7	G2	H_D# 7
H_D#8	K9	H_D# 8
H_D#9	K1	H_D# 9
H_D#10	K7	H_D# 10
H_D#11	J8	H_D# 11
H_D#12	H4	H_D# 12
H_D#13	J3	H_D# 13
H_D#14	K11	H_D# 14
H_D#15	G4	H_D# 15
H_D#16	T10	H_D# 16
H_D#17	W11	H_D# 17
H_D#18	T3	H_D# 18
H_D#19	U7	H_D# 19
H_D#20	U9	H_D# 20
H_D#21	U11	H_D# 21
H_D#22	T11	H_D# 22
H_D#23	W9	H_D# 23
H_D#24	T1	H_D# 24
H_D#25	T8	H_D# 25
H_D#26	T4	H_D# 26
H_D#27	W7	H_D# 27
H_D#28	U5	H_D# 28
H_D#29	T9	H_D# 29
H_D#30	W6	H_D# 30
H_D#31	T5	H_D# 31
H_D#32	AB7	H_D# 32
H_D#33	AA9	H_D# 33
H_D#34	W4	H_D# 34
H_D#35	W3	H_D# 35
H_D#36	Y3	H_D# 36
H_D#37	Y7	H_D# 37
H_D#38	W5	H_D# 38
H_D#39	Y10	H_D# 39
H_D#40	AB9	H_D# 40
H_D#41	W2	H_D# 41
H_D#42	AA4	H_D# 42
H_D#43	AA7	H_D# 43
H_D#44	AA2	H_D# 44
H_D#45	AA6	H_D# 45
H_D#46	AA10	H_D# 46
H_D#47	Y8	H_D# 47
H_D#48	AA1	H_D# 48
H_D#49	AB4	H_D# 49
H_D#50	AC9	H_D# 50
H_D#51	AB11	H_D# 51
H_D#52	AC11	H_D# 52
H_D#53	AB3	H_D# 53
H_D#54	AC2	H_D# 54
H_D#55	AD1	H_D# 55
H_D#56	AD9	H_D# 56
H_D#57	AC1	H_D# 57
H_D#58	AD7	H_D# 58
H_D#59	AC6	H_D# 59
H_D#60	AB5	H_D# 60
H_D#61	AD10	H_D# 61
H_D#62	AD4	H_D# 62
H_D#63	AC8	H_D# 63

H_XRCOMP F1 H_XRCOMP
H_XSCOMP E2 H_XSCOMP
H_XSWING E4 H_XSWING
H_YRCOMP Y1 H_YRCOMP
H_YSCOMP U1 H_YSCOMP
H_YSWING W1 H_YSWING

HOST

H_A# 3	H9	H_A#3
H_A# 4	C9	H_A#4
H_A# 5	E11	H_A#5
H_A# 6	G11	H_A#6
H_A# 7	F11	H_A#7
H_A# 8	G12	H_A#8
H_A# 9	E9	H_A#9
H_A# 10	H11	H_A#10
H_A# 11	J12	H_A#11
H_A# 12	G14	H_A#12
H_A# 13	D9	H_A#13
H_A# 14	J14	H_A#14
H_A# 15	H13	H_A#15
H_A# 16	J15	H_A#16
H_A# 17	F14	H_A#17
H_A# 18	D12	H_A#18
H_A# 19	A11	H_A#19
H_A# 20	C11	H_A#20
H_A# 21	A12	H_A#21
H_A# 22	A13	H_A#22
H_A# 23	E13	H_A#23
H_A# 24	G13	H_A#24
H_A# 25	F12	H_A#25
H_A# 26	B12	H_A#26
H_A# 27	B14	H_A#27
H_A# 28	C12	H_A#28
H_A# 29	A14	H_A#29
H_A# 30	C14	H_A#30
H_A# 31	D14	H_A#31

H_ADS#	E8	H_ADS#	2
H_ADSTB#0	B9	H_ADSTB#0	2
H_ADSTB#1	C13	H_ADSTB#1	2
H_VREF	J13	H_VREF	2
H_BNR#	C6	H_BNR#	2
H_BPR#	F6	H_BPR#	2
H_BR0#	C7	H_BR0#	2
H_CPURST#	B7	H_CPURST#	2
H_DBSY#	A7	H_DBSY#	2
H_DEFER#	C3	H_DEFER#	2
H_DPWR#	19	H_DPWR#	2
H_DRDY#	H8	H_DRDY#	2
H_DVREF	K13	H_DVREF	2

H_DIN#0	J7	H_DIN#0	2
H_DIN#1	W8	H_DIN#1	2
H_DIN#2	U3	H_DIN#2	2
H_DIN#3	AB10	H_DIN#3	2

H_DSTBN#0	K4	H_DSTBN#0	2
H_DSTBN#1	T7	H_DSTBN#1	2
H_DSTBN#2	Y5	H_DSTBN#2	2
H_DSTBN#3	AC4	H_DSTBN#3	2

H_DSTBP#0	K3	H_DSTBP#0	2
H_DSTBP#1	T6	H_DSTBP#1	2
H_DSTBP#2	AA5	H_DSTBP#2	2
H_DSTBP#3	AC5	H_DSTBP#3	2

H_HIT#	D3	H_HIT#	2
H_HITM#	D4	H_HITM#	2
H_LOCK#	B3	H_LOCK#	2

+VCCP_AGTL+
R601 100Ohm 1%
R606 200Ohm 1%
C601 0.1uF/10V

<500 mil (55 Ohm)
T/B trace 5.5,
Space 25



Layout Note:
0.1uF should be placed 100mils or
less from GMCH pin.

H_REQ#[4..0] 2

H_RS#[0..2] 2

H_CPUSLP# 2,17
H_TRDY# 2

+VCCP 2,9,20,52
+VCCP_AGTL+ 2,3,5,9



Signal voltage level =
0.3125*VCCP
Trace should be 10 mil wide
with 20 mil spacing



5 CLK_MCH_BCLK AG2
5 CLK_MCH_BCLK# AG1


CALISTOGA_Q137


PCMCIA


ASUS/ALPHA		Title : Calistoga GMCH (1)	
ASUSALPHATeK COMPUTER INC.		Engineer: Hornng Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet 6	of 57














CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)




CFG11 : Reserved but need to be pull low



CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)



CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)



CFG19 : DMI LANE REVERSAL
 LOW = NORMAL
 HIGH = LANES REVERSED

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.

CFG All are sampled with respect to the leading edge of the GMCH PWR0K

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

(061215)Remove +2.5VS power supply


PCMCIA

ASUS/ALPHA		Title : Calistoga Strapping	
ASUSALPHATEK COMPUTER INC.		Engineer: Homg Chou	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007	Sheet 11 of 57		

LCD Panel Power

3~3.6V
Full Active: 410 mA(Max. 500 mA)
3~3.6V
S0-S1 M: 410 mA(Max. 500 mA)

Remove CMOS Camera(USB4)




LCD Backlight Control

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight


EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight

**Inverter Board
built in 15.4W
LCD Panel**



LCD LVDS & INVERTER Interface

Delete LVDS channel B
Rearrange pin location(061201)




PCMCIA

ASUS/ALPHA		Title : LVDS & INVERTER	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	TERESA	Rev 1.1
Custom			
Date: Tuesday, February 06, 2007		Sheet 12	of 57

CRT OUT

(061206,EMI)
Add L1307, L1308, L1309
(070205) tune performance
changed to 09G023821009 0.082uH

checklist suggests 47ohm/100MHz




New addition for Teresa


(070201)
Remove 00m resistor

(070130)
Change fuse into 1A


Change D-SUB into PN:12G10111015M



(061225)Modify into +12VS




(0670122)
Mount 10PF
(070205) tune performance
changed to 11G232022004360 22pF






PCMCIA

ASUSALPHA		Title : CRT & TV OUT	
ASUSALPHATeK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 06, 2007	Sheet	13	of 57



Remove Bidirectional Port(061201)



(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R



(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

(061221)Change CON1401 into PN:12G02502200R

Layout Note: Place these Caps near SO DIMM 0



PCMCIA

ASUSALPHA

Title : DDR2 SO-DIMMO

ASUSALPHATEK COMPUTER INC.

Engineer: Homg Chou

Size: Custom

Project Name: TERESA

Date: Tuesday, February 06, 2007


Rev: 1.1

Sheet: 14 of 57


SMBus Slave Address:A4H

M_CLK_DDR2
C1507 PLACE NEAR SO-DIMM_0
Do Not Stuff
M_CLK_DDR#2

M_CLK_DDR3
C1509 PLACE NEAR SO-DIMM_0
Do Not Stuff
M_CLK_DDR#3




Address reference +1.8V, add four 0.1uF decoupling CAP.




Layout Note: Place these Caps near SO DIMM 0


Layout Note: Place these Caps near SO DIMM 0



Layout Note: Place these High-Freq decoupling Caps near the GMCH







Layout Note: Place these CAPS near the GMCH





PCMCIA


+0.9VS



Add Voltage Follower




Layout note:
Place one cap close to every 2 pull-up resistors terminated to +0.9VS




PCMCIA


ASUS ALPHATEK		Title : DDR2 TERM	
ASUS ALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 06, 2007		Sheet	16 of 57







Delete LPC interface of TPM



close to ICH7



Check with EMI: remove 0 ohm
=>IDE_PDIO#_ICH
IDE_PDD1_ICH
IDE_PDD2_ICH
IDE_PDD9_ICH
IDE_PDD10_ICH



DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.

24 ± 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ± 5% pull-up resistor has to be within 2" from the series resistor



ACZ_SDOUD	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC_PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC_PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GN2#		should not be pulled low	PU
GN23#	PWROK rising	low: "top-block swap" mode	PU
GN5#/GPIO17# GN4#/GPIO48	PWROK rising	GN5# GN4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 /DPRSLPVR	RSMRST# rising	should not be pulled high	PD
GPIO25	ALWAYS	should not be pulled low	PU
INTVRMEN	ALWAYS	high: Enable integrated VccSusi_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need PU
REQ[4:1]#	PWROK rising		
SATALED#		should not be pulled low	Conditional PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU

PCMCIA

ASUSALPHA		Title : ICH7-M (1/4)	
ASUSALPHAteK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet 17 of 67	

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A




USB Devices

Port 0	CON3602
Port 1	Unused
Port 2	CON3601
Port 3	CON3601
Port 4	Unused
Port 5	Unused
Port 6	NewCard
Port 7	Unused

Layout Note:
Pull-ups must be placed within 500
mils from Intel 82801GBM pins

Add test points



Layout Note:
Place above Caps within 100 mils
of ICH7-M on the Bottom side or 140 mils
on the Top near pin D28, T28 & AD28

Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top

Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top

Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top

Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top

Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top near pin AG9

Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top near pin

Layout Note:
Distribute in PCI section

Layout Note:
Place within 100 mils of
ICH7-M on the Bottom side
or 140 mils on the Top


If ICH7 embedded Lan
controller was used, these
pins should connect to
+3VSUS for S3-S5 wake up.


061226)Change into PN:11G235347536320

(061207,Power) Modify for RTC charge circuit


(1204)Change battery into rechargeable type (PN:07G016021220)
PANASONIC ML1220-F1BE 07G016021220
MAXELL ML1220T10 07G016031220

U1701E		P28	
A4	Vss1	Vss98	R1
A23	Vss2	Vss100	R11
B1	Vss3	Vss101	R12
B8	Vss4	Vss102	R13
B11	Vss5	Vss103	R14
B14	Vss6	Vss104	R15
B17	Vss7	Vss105	R16
B20	Vss8	Vss106	R17
B28	Vss9	Vss107	R18
C2	Vss10	Vss108	T6
C6	Vss11	Vss109	T12
C27	Vss12	Vss110	T13
D10	Vss13	Vss111	T14
D13	Vss14	Vss112	T15
D18	Vss15	Vss113	T16
D21	Vss16	Vss114	T17
D24	Vss17	Vss115	U4
E1	Vss18	Vss116	U12
E2	Vss19	Vss117	U13
E4	Vss20	Vss118	U14
E8	Vss21	Vss119	U15
E18	Vss22	Vss120	U16
F3	Vss23	Vss121	U17
F4	Vss24	Vss122	U24
F5	Vss25	Vss123	U25
F12	Vss26	Vss124	U26
F27	Vss27	Vss125	V13
F28	Vss28	Vss126	V14
G1	Vss29	Vss127	V15
G2	Vss30	Vss128	V24
G6	Vss31	Vss129	V28
G6	Vss32	Vss130	V29
G9	Vss33	Vss131	W6
G14	Vss34	Vss132	W24
G18	Vss35	Vss133	W25
G21	Vss36	Vss134	W26
G24	Vss37	Vss135	Y3
G25	Vss38	Vss136	Y24
G26	Vss39	Vss137	Y28
H3	Vss40	Vss138	AA1
H4	Vss41	Vss139	AA24
H5	Vss42	Vss140	AA25
H24	Vss43	Vss141	AA26
H27	Vss44	Vss142	AB4
H28	Vss45	Vss143	AB6
J1	Vss46	Vss144	AB11
J2	Vss47	Vss145	AB14
J5	Vss48	Vss146	AB15
J24	Vss49	Vss147	AB19
J25	Vss50	Vss148	AB21
J26	Vss51	Vss149	AB24
K24	Vss52	Vss150	AB27
K27	Vss53	Vss151	AB28
K28	Vss54	Vss152	AC2
L13	Vss55	Vss153	AC5
L15	Vss56	Vss154	AC9
L24	Vss57	Vss155	AC11
L26	Vss58	Vss156	AD1
L28	Vss59	Vss157	AD3
M3	Vss60	Vss158	AD4
M4	Vss61	Vss159	AD7
M5	Vss62	Vss160	AD8
M12	Vss63	Vss161	AD11
M13	Vss64	Vss162	AD15
M14	Vss65	Vss163	AD19
M15	Vss66	Vss164	AD23
M16	Vss67	Vss165	AE2
M17	Vss68	Vss166	AE4
M24	Vss69	Vss167	AE8
M28	Vss70	Vss168	AE11
N1	Vss71	Vss169	AE13
N2	Vss72	Vss170	AE18
N5	Vss73	Vss171	AE21
N6	Vss74	Vss172	AE24
N11	Vss75	Vss173	AE25
N12	Vss76	Vss174	AF2
N13	Vss77	Vss175	AF4
N14	Vss78	Vss176	AF8
N15	Vss79	Vss177	AF11
N16	Vss80	Vss178	AF27
N17	Vss81	Vss179	AF28
N18	Vss82	Vss180	AG1
N24	Vss83	Vss181	AG3
N25	Vss84	Vss182	AG7
N26	Vss85	Vss183	AG11
P3	Vss86	Vss184	AG14
P4	Vss87	Vss185	AG17
P12	Vss88	Vss186	AG20
P13	Vss89	Vss187	AG25
P14	Vss90	Vss188	AH1
P15	Vss91	Vss189	AH12
P16	Vss92	Vss190	AH13
P17	Vss93	Vss191	AH2
P24	Vss94	Vss192	AH23
P27	Vss95	Vss193	AH27
P27	Vss96	Vss194	





Remove Woofer circuit



Change for Layout

(061206,EMI)
Add one 0ohm resistor


(070129,EMI)Change 0ohm resistors into beads


PCMCIA

ASUSALPHA		Title : AUDIO AMP	
ASUSALPHAtek COMPUTER INC.		Engineer: Homg Chou	
Size Custom	Project Name TERESA		Re 1.1
Date: Tuesday, February 06, 2007		Sheet 22 of 57	


Remove Internal MIC pre-Amplifier

MICROPHONE IN






ISA ROM




(070205)05G001014110
2nd: 05G001027221

PCMCIA

ASUS/ALPHA		Title : ISA ROM	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 24	of 57




MINI CARD CONNECTOR



Check O/D output
or push pull

Instead of Mini-PCIE latch connector. For cost down.




(070201)Change MINI Card NUT into PN:13G021056061TB

WLAN SPEC:

		WLL3140	WLL4080
Transmit Mode Current	11.a		550mA
	11.b	525mA	560mA
	11.g	560mA	550mA
	11.n		
Receive Mode Current	11.a		280mA
	11.b	430mA	270mA
	11.g	460mA	280mA
	11.n		
Sleep Mode Current		220mA	20mA
Supplied Voltage(VCC)	MIN	3.0V	3.0V
	TYP	3.3V	3.3V
	MAX	3.6V	3.6V

Debug Card CON

(061206)Change Debug CON into PN:12G18340120E




For Bluetooth

For Side SW

Delete Bluetooth CON

WLAN ON/OFF Control


Delete BT ON/OFF Control



(070202)Modify WLAN on/off circuit


Delete FR Switch

(061208)Change SATA CON into PN:12G15101022A





SATA HDD


Change AND gate into 5V Vcc



Modify




CD-ROM




Delete
Pin1:CD_L_A
Pin2:CD_R_A
Pin3:CD_GND_A

(061208)Change ODD CON into PN:12G161220509







PCMCIA




EC Hardware Strap

Strap value sampled after
VSTBY power up reset




EC ADC

Battery




Adaptor




LED Board Interface

Connect to LED Board FFC




Touchpad Board Interface

Connect to Touchpad Board FFC




HDD LED




(061201)Modify Charge & Power circuit

CHARGE LED

POWER LED



WLAN LED




PCMCIA


ASUSALPHA		Title : EC IT851J,LED&TP CON.	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	1.1
Custom	TERESA		
Date: Tuesday, February 06, 2007		Sheet	30 of 57

(070124)Add Media Card CON for colayout


Solve-MS Duo Adaptor short problem / XD short problem



Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU




	MDIO000	MDIO001
XD	Low	Low
SD	Low	High
MS	High	Low





(061208)Change CON3301 into PN:12G340003601
(061225)Change schematic part & PCB Footprint


(070130)Add RN3303, RN3304, RN3305




Modify Card Detection Circuit (1/2)




Modify Card Detection Circuit (2/2)




PCMCIA


		Title : <u>MEDIA CARD SLOT</u>	
ASUSALPHATeK COMPUTER INC.		Engineer: <u>Hong Chou</u>	
Size <u>Custom</u>	Project Name TERESA		Rev <u>1.1</u>
Date: <u>Tuesday, February 06, 2007</u>		Sheet	<u>33</u> of <u>57</u>

Support Wake On LAN
=>Adapter In mode: S3, S4 and S5
Battery mode: S3







Delete N-MOSFET PMN45EN




Add USB Switch




(061211)Change USB CON into PN:12G13111108F



Change Net name into +5VUSB_0




(061206)Change USB CON into PN:12G131030043



PCMCIA

ASUS/ALPHA		Title : USB CONN x3	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	TERESA	
Custom		Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet 36 of 57	




PCMCIA			
		Title : Discharge Circuit	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 37 of 57	

Main Board SW & LED

Delete RF/Touchpad and Power4 Gear SWITCH

Power LED move to daughter board




Delete RF LED and Power4 Gear LED


NUMBER LOCK LED

CAPS LOCK LED

SCROLL LOCK LED






Reset Switch



PCMCIA

ASUS/ALPHA		Title : SW/LED	
ASUS/ALPHA/TEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name		Rev
Custom	TERESA		1.1
Date: Tuesday, February 06, 2007		Sheet	38 of 57



PCMCIA



Title : POWER-ON SEQ.

ASUSALPHATEK COMPUTER INC.

Engineer: Horng Chou

Size
Custom

Project Name


TERESA

Rev
1.1


Date: Tuesday, February 06, 2007

Sheet 40 of 57

DC Power Jack




Without Battery & Pull out Adapter





PCMCIA



ASUS/ALPHA		Title : DC/ BATT IN	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	
Custom	TERESA		
Date: Tuesday, February 06, 2007		Sheet 41 of 57	



PCMCIA SOCKET




(070131)Add PCMCIA Socket



A:CPU BKT

PN:S01756



B:MDC NUT


MDC NUT put on page35
(H3501, H3502)

F:MINI CARD NUT

MINI CARD NUT put on
page26(H2601, H2602)


C:TOP TO BTM

PN:S01912




D:FIX MB

PN:S01769




E:TOP TO BTM

PN:S01911




G:FIX MB

PN:S01783




H:SYS BOSS

PN:S01914




I:MB TO IO BKT

PN:S01913




J:SYS BOSS

PN:S01915




K:MB TO IO BKT

PN:S01705




L:TOP TO BTM

PN:S01916




M:SYS BOSS

PN:S01917




N:TOP TO BTM

PN:S01851




O:ALIGNMENT HOLE T:NB SINK NUT

PN:temp_5262_gh15




PN:13GNJ510M170-1




P:ALIGNMENT HOLE

PN:S01724




EMI NUT
for LVDS cable
PN:13G021029050




U:TOP TO BTM

PN:S01854




V:TOP TO BTM

PN:S01857




W:TOP TO BTM

PN:S01918



EMI SPRING

PN:13G021034050



PCMCIA

		Title : SCREW HOLE	
ASUSALPHATeK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet 45 of 57	

R1.0 to R1.1


Page	Action
3	Change C304, C305, C306, C307, C308, C310, C312, C313 into 10UF for cost down.
4	Add R418 and Q404 to avoid error action.
7	Add R715 and R716 in other to improve signal quality.
12	Mount R1206 and Q1204 in other to reduce discharge time.
13	Change C1313, C1314 into 22PF in other to improve undershoot.
13	Change the rated current of the fuse(F1302) into 1A for customer's demand.
21	Mount R2105 and R2109, or there is no dialing tone.
21	Modify R2108 into 31.6Kohm in other to tune +5V_AUDIO.
21	Add three 0ohm resisters R2127, R2128, R2129 for EMI.
22	Change R2201~R2204 into 27Kohm for speaker volume.
22	Change 0ohm resisters(R2238, R2239) into beads.
22	Remove a N-MOS and a resistor on JACK_IN side due to change a new HP JACK.
22	Add 4 Varistors(D2202~D2205) for EMI.
23	Remove a N-MOS due to change a new MIC JACK.
23	Add a 120ohm bead L2304 and a 1000PF capacitor C2307 for EMI.
25	Add 0ohm resistor R2503 and change Q2502 into unmount.
25	Add CON2502 in other to colayout with CON2501.
26	Connect not PCI_RST# but PLT_RST# to the RESET# signal of PCIE MiniCard for customer's demand.
27	Connect pin20 of MiniCard to the signal of OR conditions of WLAN_SW# and WLAN_ON# for customer's demand.
29	Change tolerance of R2918 into 1% and C2917 into 10% for the timing of EC_RST#.
29	Change WLAN_SW# into pull-up +3VSUS
30	Add 100PF capacitors C3011 and C3012 for EMI.
33	Add CON3302, RN3301, RN3302, RN3303, RN3304, RN3305 in other to colayout with CON3301.
33	Add Varistors D3304 and D3305 for EMI.
33	Change R3308 into 39ohm for the brightness of LED3301.
34	Change C3406, C3407 into 30PF in other to fit 25MHz frequency.
35	Place C3502, C3503 on the other side of L3503, L3504 for layout.
36	Change CE3602 from 100UF to 150UF in other to fit droop SPEC.
37	Change R3704, Q3705, R3708, Q3709, R3709, Q3710, R3710, Q3711, R3711, Q3711 into unmount because they don't affect the discharge circuit.
38	Change resisters R3805, R3806, R3807 into 620ohm in other to tune brightness.
41	Change the fuse F4101 into mount for customer's demand.
41	Add the colayout of JP4102 and F4102 for customer's demand.
41	Change 0ohm resistor R4105 into 120ohm bead L4105 for EMI.
41	Add four Varistors D4102, D4103, D4104, D4105 and ten capacitors C4110~C4119 for EMI.
41	Chane C4103, C4104 into mount for EMI.
70	Chane R7002 into 80.6ohm for brightness.

R1.1 to R1.2

[illegible]

R1.2 to R2.0

[illegible]



Power On Sequence

1 → 14

PCMCIA

ASUSALPHA		Title : FLOWCHART	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 06, 2007	Sheet	47	of 57

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM	O	48	GPH0	VSUS_ON_EC	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/	O	55	GPH2	IMVPOK#	I
37	PWM3/GPA3	BAT_LOW_BEEP(Reserved)	O	69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#	O	76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GP10	ICH_PWROK_EC	O
154	TXD/GPB1	CAP_LED	O	149	GP11	WATCHDOG#	O
162	GPB2	SCRL_LED	O	152	GP12	/	O
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GP13	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GP14	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GP15	BAT_LL#	O
6	KBRST#/GPB6	RCIN#	O	174	GP16	BAT_LEARN	O
165	GPB7	THRO_CPU	O	109	GP17	/	O
47	CLKOUT/GPC0	/	O	99	DAC0/GPJ0	CHG_FULL_LED#_EC	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	100	DAC1/GPJ1	/	O
170	SMDAT1/GPC2	SMB1_DAT	I/O	101	DAC2/GPJ2	INVTET_DA	O
171	GPC3	/	I	102	DAC3/GPJ3	BATSEL_2P#	O
172	TMR10/WU2/GPC4	ACIN_OC#	I	97	GPJ4	/	O
175	GPC5	OP_SD#	O	98	GPJ5	/	O
176	TMR11/WU3/GPC6	BAT_IN_OC#	I	/	/	/	O
1	CK32KOUT/GPC7	/	O	/	/	/	O
26	R11#WU0/GPD0	PM_SUSB#	I	81	ADC0/GPK0	BAT0_AD	I
29	R2#WU1/GPD1	PM_SUSC#	I	82	ADC1/GPK1	/	O
30	LPCRST#WU4//GPD2	PLT_RST#	I	83	ADC2/GPK2	AC_AD	I
31	ECSC#//GPD3	ECSC#	O	84	ADC3/GPK3	/	O
41	GPD4	/	O	93	ADC8/GPK4	KB_ID0	I
42	GIN7/GPD5	/	O	94	ADC9/GPK5	KB_ID0	I
62	TACH0/GPD6	FAN0_TACH	I	/	/	/	O
63	TACH1/GPD7	/	O	/	/	/	O
87	ADC4/GPE0	WLAN_SW#_EC(Reserved)	I	8	GPL0	/	O
88	ADC5/GPE1	/	I	11	GPL1	/	O
89	ADC6/GPE2	/	I	12	GPL2	/	I
90	ADC7/GPE3	/	I	20	GPL3	/	O
2	PWRSW/GPE4	PWRSW#_EC	I	21	GPL4	/	O
44	WU5/GPE5	/	O	106	GPL5	/	I
24	LPCPD#WU6/GPE6	LID_EC#	I	107	GPL6	/	I
25	CLKRUN#WU7/GPE7	/	O	108	GPL7	/	O
110	PS2CLK0/GPF0	/	O	22	ECSM#//GPM0	EXTSM#	O
111	PS2DAT0/GPF1	/	O	23	PWUREQ#//GPM1	/	O
114	PS2CLK1/GPF2	/	I/O	85	KSO16/GPM2	/	O
115	PS2DAT1/GPF3	/	I/O	86	KSO17/GPM3	ID_EC(Reserved)	I
116	PS2CLK2/GPF4	TPAD_CLK	O	91	CTX/GPM4	/	O
117	PS2DAT2/GPF5	TPAD_DAT	O	92	CRX/GPM5	/	O
118	PS2CLK3/GPF6	/	O	/	/	/	O
119	PS2DAT3/GPF7	/	I	/	/	/	O
113	FA16/GPG0	FA16	O	/	/	/	O
112	FA17/GPG1	FA17	O	/	/	/	O
104	FA18/GPG2	FA18	O	/	/	/	O
103	FA19/GPG3	/	O	/	/	/	O
3	FA20/GPG4	THRM_CPU#	I	/	/	/	O
4	FA21/GPG5	/	O	/	/	/	O
27	LPC80HL/GPG6	PMTHERM#	O	/	/	/	O
28	LPC80LL/GPG7	AC_APR_UC#	I	/	/	/	O

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INTH#	I
AC21	GPIO06	/	I/O
AC18	GPIO07	PM_THERM#_GPIO(Reserved)	I
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	WLAN_SW#_ICH	I
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	NEWCARD_DET#	I
R4	GPIO14	BAT_LL#_ICH(Reserved)	I
E22	GPIO15	WLAN_LED#	O
AC22	GPIO16	PM_DPRSLPVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STPPC#	STP_PC#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STPCPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	REQ4#/GPIO22	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	/	O
R3	GPIO24	/	O
D20	GPIO25	CB_SD#	O
A21	GPIO26	/	O
B21	GPIO27	BTO_DEV0	I
E23	GPIO28	NEWCARD_OFF#	O
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	I/O
AC19	GPIO33/AZ_DOCK_EN#	BTO_DEV1	I
U2	GPIO34/AZ_DOCK_RST#	BTO_DEV2	I
AD21	GPIO35	/	O
AH19	GPIO36/SATA2GP	/	O
AE19	GPIO37/SATA3GP	PCB_ID0	I
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

Indigo: the same as T12F
Pink: different from T12F


PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D


PCIe Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

PCMCIA


		Title : GPIO Setting	
ASUSALPHAtek COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet 48 of 57	






PCMCIA


ASUS/ALPHA		Title : POWER_I/O_1.5VS & 1.05VS	
ASUS/ALPHA COMPUTER INC.		Engineer: Amos Yu	
Size	Project Name	TERESA	
Custom			
Date: Tuesday, February 06, 2007	Sheet	52	of 57




+3VAO



+2.5VS




+RTC_PWR




PCMCIA

ASUS/ALPHA		Title : POWER_I/O_+3VA & +2.5V	
ASUS/ALPHA COMPUTER INC.		Engineer: Amos Yu	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 06, 2007	Sheet	54	of 57


POWER PATH & BAT_LEARN




BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF




PCMCIA

ASUSALPHA		Title : POWER_DETECT	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos Yu	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 59 of 57	

POWER GOOD DETECTOR




- TPC28T PT6003 1 VRM_PWRGD
- TPC28T PT6004 1 DDR_PWRGD
- TPC28T PT6005 1 3V_5V_PWRGD
- TPC28T PT6006 1 1.05V_1.5V_PWRGD



		Title : POWER_LOAD SWITCH	
ASUSALPHATeK COMPUTER INC.		Engineer: <i>Amos Yu</i>	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 61 of 57	






FOR POWER TEST




PCMCIA

ASUS/ALPHA		Title : POWER_SIGNAL	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos Yu	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 63	of 57

LEFT & RIGHT Button remove to TP BOARD




DETAIL: Q



CON to T/P remove to TP BOARD

IR receive module removed



DETAIL: S

TERESA SCHEMATIC V1.0

[illegible]