


笔记本技术联盟
 www.bblianmeng.com



PAGE 5



POWER ON SEQUENCE

PAGE 28

VCORE	PAGE 50
SYSTEM	PAGE 51
1.5VS, 1.05VS	PAGE 52
DDR&VTT	PAGE 53
+3AO&2.5VS	PAGE 54
VGA_Core&VRAM	PAGE 55
1.2VSP	PAGE 56
CHARGER	PAGE 57
PIC	PAGE 58
DETECT	PAGE 59
PROTECT	PAGE 60
LOAD SWITCH	PAGE 61
FLOWCHART	PAGE 62
POWER SIGNAL	PAGE 63

7 H_A#[31:3] H_A#[31:3]
7 H_REQ#[4:0] H_REQ#[4:0]

7 H_D#[63:0] H_D#[63:0]



Comp0,2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
Comp 1,3 connect with Zo=55 ohm, make trace length shorter than 0.5".


BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

+VCORE 3,4,5,44,50
+VCCP 3,4,6,7,8,10,11,12,25,28,52

Note: Don't need for NAPA platform. But, it is exist on Alviso platform


YUNAH FSB667			
VCC	LFM	TYP	HFM
1.14V	1.2V	1.356V	
C4	C3	C0	
0.9A	7.59A	27A	

YUNAH FSB667			
VCCP	Min	Typ	Max
0.997V	1.05V	1.102V	
ICCP	Min	Typ	Max
		2.5A	



<< Kennedy_Zhang >>


VCCSENSE, VSSSENSE trace at 27.4 ohm with 50 mils spacing. Place PU and PD within 1" of CPU.




<Variant Name>


ASUS		Title : YONAH CPU (2)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	3	of 64

FAN & THERMAL CONTROLLER



LPC DEBUG PORT





Latched Input Select

SELPCIEQ_LCD#/PCI_CLK5

0 = LCDCLK Decide pin 17.18
1 = PCIE

SELPCIEQ_LCD# 33PC13

R6326 10KOhm

PCI_CLK2/REQ_SEL

0 = PCIECLK Decide pin 40.41
1 = PEREQ#

REQ_SEL 33PC10

R6336 10KOhm

SELLCD_27#/PCICLK_F1

0 = 27FIX/27SS Pair
1 = LCD_CLK Pair


33PC1F1 R6337 (no stuff) 10KOhm

R882 10KOhm

Decide pin 17.18

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

Reserved for R1.0 Debug



PEREQ#1

0 = Enable control PCIEX6/0 through I2C
1 = Disable PCIEX6/0 Controlled

PEREQ#1 (no stuff) 10KOhm

PEREQ#2

0 = Enable control PCIEX8/1 through I2C
1 = Disable PCIEX8/1 Controlled

PEREQ#2 10KOhm

PEREQ#3


0 = Enable control PCIEX4/2 through I2C
1 = Disable PCIEX4/2 Controlled

PEREQ#4



0 = Enable control PCIEX7/5/3 through I2C
1 = Disable PCIEX7/5/3 Controlled

<Variant Name>


ASUS		Title : CLOCK GEN	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	6	of 64





Trace should be 10 mil wide with 20 mil spacing




Trace should be 10 mil wide with 20 mil spacing



2 H_A#[31:3] H_A#[31:3]
2 H_REQ#[4:0] H_REQ#[4:0]
2 H_D#[63:0] H_D#[63:0]




<Variant Name>



15 M_A_DQ[0:63]

U39D




CALISTOGA_Q137

<< Kennedy_Z >>

DDR SYSTEM MEMORY B

U39E



CALISTOGA_Q137





<Variant Name>


ASUS Title : Calistoga - DDR bus (3)

ASUSTeK COMPUTER INC Engineer:

Size Project Name W7J Rev 2.0

Date: Thursday, August 31, 2006 Sheet 9 of 64





<Variant Name>



Title : Calistoga- GND (5)



ASUSTek COMPUTER INC Engineer:




Size Project Name

Custom W7J Rev 2.0



Date: Thursday, August 31, 2006 Sheet 11 of 64

Should be placed near BA15








Layout Note: Place these Caps near Memory Module



Place either terminator on each side



<Variant Name>





Title : DDRON BOARD(TOP)





ASUSTek COMPUTER INC Engineer:

Size Project Name Custom W7J Rev 2.0







Date: Thursday, August 31, 2006 Sheet 13 of 64

<< Kennedy Zhong >>





Layout Note: Place these Caps near Memory Module




<Variant Name>

ASUS Title :DDR2 ON BOARD(BO)


ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	2.0


Date: Thursday, August 31, 2006 Sheet 14 of 64




Top SO-DIMM:
12-025122005



Layout Note: Place these Caps near SO DIMM 1




Layout Note: Place these Caps near SO DIMM 1




TOP SIDE:
Channel A

<Variant Name>


		Title :DDR2 SO-DIMM	
ASUSTek COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet	15 of 64




- M_A_A[0..13] 9,15
- M_A_BS#[0..2] 9,15
- M_B_A[0..13] 9,13,14
- M_B_BS#[0..2] 9,13,14
- SCKE[0..3] 8,13,14,15
- ODT[0..3] 8,13,14,15




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS





<< Kennedy_Zhang >>












FBA CMD/ADDR Termination






TV OUT



<Variant Name>

ASUS		Title : CRT & TV-Out	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	24 of 64




SATA:
Distance between the ICH7 and cap on the "P" signal should be identical distance between the ICH7 and cap on the "N" signal for same pair.


Place R1092 within 500 mils of ICH ball

SATA if it non-used,
1)SATA[0:3]RXpn SATABIAS,SATABIAS# and SATA_CLKpn should be PD.
2)SATA[0:3]TXpn and SATALED# NO connect.

RTC BAT



RTC Battery
P/N=07-016322032



<Variant Name>

ASUS		Title : ICH7-M (1)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	25	of 64

36 PCI_AD[0..31]


PCI_AD[0..31]

ICH7 Boot BIOS select

	LPC	11	GNT#5	GNT#4
	PCI	10	1	0
	SP1	01	0	1


GNT#3 without PD, if NOT top-block swap(inter high)

U18B




ICH7M

U18D



<< Kennedy_Zhang >>



<Variant Name>

ASUS

Title : ICH7-M (2)

ASUSTek COMPUTER INC

Engineer:

Size

Project Name

Rev

Custom


W7J

Date: Thursday, August 31, 2006



Sheet 26 of 64

2.0

The signal has a weak internal pull down. If the signal is sampled high, this indicates that the system is strapped to the " No Reboot" mode.





GPIO 16 should NOT pull high(inter low)



<Variant Name>

ASUS		Title : ICH7M-(3)	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet 27 of 64	





74HC74 TRUTH TABLE


PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'

At boot, KBCSRM need to be set low for normal operation


<Variant Name>

ASUS		Title :Power on sequence	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet 29	of 64	

The schematic diagram illustrates a microphone amplifier circuit. The input signal, **MIC_IN**, is connected to a network of resistors: **R6605** (00Ohm), **R6606** (1KOhm, no_stuff), **R6607** (1KOhm, no_stuff), and **R6608** (2.2KOhm). This network is powered by **MIC_VREF** and **+5VAUD**. The signal path includes **R6609** (22KOhm) and **R6610** (20KOhm, no_stuff), with capacitors **C6319** (1uF/10V, /*2.2nf*/) and **C6321** (1uF/10V, no_stuff) connected to ground. The signal is then amplified by the **MAX4490AXK** op-amp (**U6023**). The op-amp is configured with a feedback network consisting of **R6611** (150KOhm) and **C6322** (100PF/50V, /*18pf*/), and a load network with **L5726** (120Ohm/100Mhz) and **C6320** (0.1uF/16V) connected to ground. The output of the op-amp is connected to **MIC_AC**. The circuit is powered by **+5VAUD** and **AGND_A**.





		Title : MIC PREAMP & INT MIC	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J		Rev 2.0
Date: Thursday, August 31, 2006	Sheet 31	of 64	



GAIN0	GAIN1	SE/BTL#	Av (Inv)
0	0	0	-10 dB
0	0	1	15.6 dB
1	0	0	21.6 dB
1	1	0	4.1 dB
X	X	1	

Can be substituted by UM6K1N or S11902DL




Substitute by a 1uF/25V(0805) 11-032110520


<Variant Name>

ASUS		Title : AUDIO_AMP & INT SPK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet 32 of 64		


JACK_IN#	OPTIC_HP#	SPDIF
L	H	LINE OUT
L	L	NO CONNECT
H	H	NO CONNECT



TESTBI/BADD PIN LPC ADDRESS SELETE High 4E h, LOW 2E h.
TEST PIN For normal operation, connect TESTI to GND.
PP PIN is connected to VDD, some special commands are enabled.




<< Kennedy_Zhang >>



<Variant Name>

ASUS		Title : TPM 1.2	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	34 of 64


as close as possible to R5C832



IEEE1394/SD



AVCC_PHY3V_1
AVCC_PHY3V_2
AVCC_PHY3V_3
AVCC_PHY3V_4

AS CLOSE AS POSSIBLE TO R5C832



Circuit area : As small as possible.

AS CLOSE AS POSSIBLE TO
1394 CONNECTOR.



MDIO02--> xDCE#

MDIO05--> SD Power Control 1 / xDWP

MDIO06--> xD/MS/SD LED Control

MDIO14--> xD Data

MDIO15--> xD Data

MDIO16--> xD Data

MDIO17--> xD Data

MDIO18--> xD CLE

MDIO19--> xD ALE

MDIO01--> MS Card Detect

MDIO03--> SD Write Protect

MDIO04--> SD Card Power0 Control/
MS Power Control

MDIO07--> SD External Clock/
MS External Clock

MDIO08--> SD Command/MS Bus State

MDIO09--> SD Clock/MS Clock

MDIO10--> SD Data 0/MS Data 0


MDIO11--> SD Data 1/MS Data 1

MDIO12--> SD Data 2/MS Data 2

MDIO13--> SD Data 3/MS Data 3


<Variant Name>

ASUS		Title : RICOH R5C832/PCI_A	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet 35 of 64	




<Variant Name>


ASUS		Title : RICOH R5C832/PCI_B	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet 36 of 64	



To correct the problem when MS Duo adaptor is in use.




SD/MMC/MS/MS-PRO Card Reader Socket



MDIO00--> SD Card Detect
MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3









<< Kennedy Zhang >>




MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE

<Variant Name>

ASUS		Title : CardReader	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet 37 of 64	





AZALIA MDC Connector



<Variant Name>


ASUS		Title : RJ11+45 , MDC	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	39 of 64




<< Kennedy_Zhang >>

<Variant Name>

ASUS		Title : Express Card	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	40 of 64




Mini Card Latch




<Variant Name>

ASUS		Title : MINICARD (802.11)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	41	of 64



<< Kennedy_Zhang >>


ICH7-M



Termal Sensor,
Clock Generator
DDR2 SO-DIMM
EXPRESS CARD
MINI-CARD

<Variant Name>

ASUS		Title : FWH , SM BUS	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	43 of 64



KEYBOARD CNT

P2.1 Low : Power Button Override disable
Input Event only at P54, P55, P60 - P67

P50, P43, P54, P55 are wake-up event inputs when KBC in standby mode

P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode


KID1	KID0	Matrix
0	0	US
1	1	UK
0	1	JP

<Variant Name>

**Title : KBC M38857**



ASUSTek COMPUTER INC**Engineer:**

Size	Project Name	Rev
Custom	W7J	2.0
Date: Thursday, August 31, 2006	Sheet 44 of 64	



<< Kennedy_Zhang >>

Bluetooth Module Connector




<Variant Name>


ASUS		Title : USB * 3ports & BT	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006		Sheet	45 of 64

Internal Keyboard Connector


EMI recommendation: To protect KBC destroy by ESD. Need put between KB connector and KBC, and close to the connector as possible.



LEDs




Touch Pad LED




<Variant Name>

ASUS		Title: INTERNAL TP & KB & LEDs	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	46	of 64

DC-IN




Battery Connector




EXT BOARD


LID_SW_BD CN



Power Switch




CMOS Board



<Variant Name>

ASUS		Title: DCIN,BATT CON,EXT BOARD	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	2.0	
Date: Thursday, August 31, 2006	Sheet	47	of 64


Discharge



Poewr List

+3VA		+3VA	25,29,47,54,63
+3VSUS		+3VSUS	26,27,28,29,32,38,41,51
+5VA		+5VA	51,54,60
+5VSUS		+5VSUS	28,51,60
+3V		+3V	26,29,39,40,41,44,54,61
+5V		+5V	16,30,32,37,44,45,46,47,59,61
+12V		+12V	27,32,33,61
+3VS		+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,50,52,60,61
+5VS		+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+12VS		+12VS	5,24,34,46,61
+VCORE		+VCORE	3,4,5,44,50
+VCCP		+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+1.2VSP		+1.2VSP	17,18,56
+2.5VS		+2.5VS	10,20,21,54
+1.8VS		+1.8VS	20,61
+0.9VS		+0.9VS	16,53
+1.5VS		+1.5VS	3,8,10,11,26,28,40,41,52
+VCC_RTC		+VCC_RTC	25,28
+1.8V		+1.8V	8,12,13,14,15,16,53
VTT_REF		VTT_REF	8,13,14,15,16
A/D_DOCK_IN		A/D_DOCK_IN	47,57,59,60
+VGA_VCORE		+VGA_VCORE	17,55

Power LED On




PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		
CARD READER	AD19	0	E
1394	AD19	0	F


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
Thermal Sensor	0101110x (2E)
PIC	1001001x (92)
Express Card	TBD
Mini Card	TBD

ICH7-M GPIO	W7J
GPIO 0	PM_BMBUSY#
GPIO 1	PCI_REQ#5
GPIO 2	PCI_INTE#
GPIO 3	PCI_INTF#
GPIO 4	PCI_INTG#
GPIO 5	PCI_INTH#
GPIO 6	BACK_OFF#
GPIO 7	MUTE_POP_ICHGPIO#
GPIO 8	EXTSMI#
GPIO 9	W_OLED#
GPIO 10	(PWRLMT#)
GPIO 11	SMBALERT#
GPIO 12	KBC_SCI#
GPIO 13	PWR_LED_1HZ
GPIO 14	WLAN_ON#
GPIO 15	802_LED_EN#
GPIO 16	DPRSLPVR
GPIO 17	GNT5#
GPIO 18	STP_PCI#
GPIO 19	Memoryclk
GPIO 20	STP_CPU#
GPIO 21	
GPIO 22	PCI_REQ#4
GPIO 23	LPC_DRQ#1
GPIO 24	SW_RST#
GPIO 25	CB_SD#
GPIO 26	MEM_ID0
GPIO 27	MEM_ID1
GPIO 28	MEM_ID2
GPIO 29	USB_OC#5
GPIO 30	USB_OC#6
GPIO 31	USB_OC#7
GPIO 32	CLKRUN#
GPIO 33	BT_ON#
GPIO 34	FWH_WP#
GPIO 35	SATACLKREQ#
GPIO 36	BT_LED_EN#
GPIO 37	PCB_ID0
GPIO 38	PCB_ID1
GPIO 39	PCB_ID2
GPIO 48	GNT4#
GPIO 49	CPUPWRGD


KBC GPIO	W7J
P23	
P22	BAT_LEARN
P21	
P20	KBCRSM
P42	WATCHDOG
P43	
P44	xKBRC
P45	GA20
P46	KBDSCI
P47	CLKRUN#
P50	BAT_LLOW#
P51	TP_LED_CTRL#
P52	
P53	EXPD#
P54	LID_EC#
P55	BAT_IN#
P56	CPU_FAN_PWM
P57	ADJ_BL
P67	WB_AP
P66	M_MODE#
P65	
P64	ACIN#
P63	EOC#_LED
P62	C_PRESENT#
P61	ACZ_RST#_AUD
P60	
P75	KBDCLK_5S
P74	MOUSECLK_5S
P73	INTCLK_Q3
P72	KBDDATA_5S
P71	MOUSEDATA_5S
P70	INTDATA_Q3
P77	SMC_KBC
P76	SMD_KBC
P27	SCROLL_LED#
P26	NUM_LED#
P25	CAP_LED#
P24	SET_RSTNS#
P40	EXT_SMI#
P41	

<< Kennedy Zhang >>






+3VAO




+2.5VS

<< Kennedy_Zhang >>




+1.2VSP






<< Kennedy_Zhang >>

AC_IN Threshold 2.045Vmax A/D_DOCK_IN
> 17.44V active




<< Kennedy_Zhang >>






<< Kennedy_Zhang >>

BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF

<< Kennedy_Zhang >>




BATTERY A/D_SD# (OVP)







<< Kennedy_Zhang >>




POWER GOOD DETECTOR




SUSB#_PWR POWER







FOR POWER TEST



<< Kennedy_Zhang >>

Rev	Date	Description
R1.0	2005/10/15	1. Initial release.
R1.1	2005/11/29	1. Change Project name from W6J/H to W7J/F 2. Add NET: PWRLMT# to CPU pin: PROCHOT# (Page 2) 3. Add NET: DREFCLKSS,DREFCLKSS# to CLK GEN: pin17,pin18 (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# to GMCH: C40,D41 (Page 8) 5. Pull high GMCH VCCA_LVDC to +2.5VS (Page 10) 6. Add Jumper at G72M pin: B4 (Page 20) 7. Change R6811 from 200Kohm to 100Kohm (Page 23) 8. Change U57,U58 from 74LVC1G32GV to NC7SZ08M5 (Page 24) 9. Change D2 from EC31QS04 to RB751V_40 (Page 24) 10. Add Double-pi filter in VGA port (Page 24) 11. Swap ICH PCIE lans (Page 26) 12. Change GPIO7 NET from WB_AP to MUTE_POP_ICHGPIO# (Page 27) 13. Add NET: PWR_LED_1HZ to ICH: GPIO13 (Page 27) 14. Add Q6197 in net: PCIE_WAKE# (Page 27) 15. Add Q6192 in net: PWR_SW#_Q (Page 29) 16. Change R719 from 100Kohm to 1Mohm (Page 29) 17. Change R306 from 1Mohm to 10Mohm (Page 29) 18. Change C388 from 0.33uF to 1uF (Page 29) 19. Change Pull-high LID_EC# from +3VSUS to +3V (Page 29) 20. Change Audio CODEC from ADI1986 to ALC660 (Page 30) 21. Change R6614 from 0ohm to 4.7Kohm (Page 32) 22. Change R6616 from 10Kohm to 51KOhm (Page 32) 23. Change R6613 from 0ohm to 4.7Kohm (Page 32) 24. Change R6615 from 10Kohm to 51KOhm (Page 32) 25. Add NET: MUTE_POP_ICHGPIO# to MUTE_POP# circuit (Page 32) 26. Add Q6193 in net: SUSCLK (Page 34) 27. Change SLB9635TT pin16 from PLT_RST# to BUF_PLT_RST# (Page 34) 28. Delete NET PME# (Page 36) 29. Change Pull-high MDIO04 from +3V to +3VS (Page 37) 30. Change Pull-high XD_PWR_EN from +3V to +3VS (Page 37) 31. Change PCIE lans from port 1 to port 2 (Page 38) 32. Add C6625,C6626 in phone connector (Page 39) 33. Change PCIE lans from port 3 to port 1 (Page 40) 34. Add NET: EXPD# to R5538 pin20 (Page 40) 35. Add NET: C_PRESENT# to R5538 pin9,pin10 (Page 40) 36. Change PCIE lans from port 2 to port 3 (Page 41) 37. Change Pull-high 802WLAN_ON# from +3V to +3VSUS (Page 41) 38. Change FWH packaging from PLCC to TSOP (Page 43) 39. Add NET: EXPD# to M38857 P53 (Page 44) 40. Add NET: WB_AP to M38857 P67 (Page 44) 41. Add NET: C_PRESENT# to M38857 P62 (Page 44) 42. Add NET: ACZ_RST#_AUD to M38857 P61 (Page 44) 43. Change U10,U6012 pin4 from SUSC# to SUSC (Page 45) 44. Add Q6196 in net: BTPWRCL# (Page 45) 45. Add R6922 between net: WIRELESS_LAN_ON/OFF# and WB_AP (Page 47) 46. Add Q6198 in +3VS discharge (Page 48) 47. Change Power LED ON circuit (Page 48)

Rev	Date	Description
R1.2	2005/12/20	1. Change R6491 from 23.2KOhm to 51KOhm (Page 5) 2. Add Q6200 at U42 :D2+,D2- (Page 5) 3. Add NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 4. Add RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 5. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 6. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 7. Change R1001 from 1Kohm to C6631:0.1uF (Page 16) 8. Modify LCD enable circuit by U6059 (Page 23) 9. Change L89,L90,L92 to Bead 1200hm/100MHz (Page 24) 10. Change Q60,Q61 from SI1906DL to SI1902DL (Page 24) 11. Add C6632 in Y1 (Page 25) 12. Connect H_DPRSTP# to PU5000 (Page 25) 13. Change U69 from SN74LVC1G32G to 74LVC1G32GV (Page 26) 14. Disonnect STP_CPU# to PU5000 (Page 27) 15. Add GPIO9:W_OLED# (Page 27) 16. Change R523 from 10Kohm to 100KOhm (Page 29) 17. Change R303 from 10KOhm to C6630:1uF (Page 29) 18. Add R6936 in Net:PWR_SW#_Q (Page 29) 19. Add R6633,R6634,R6635,R6636 in CN20 (Page 31) 20. Add R6938 in +3.3Vaux (Page 41) 21. Change CE41,CE5705,CE25 from 100uF to 150uF (Page 45) 22. Add R6937 in BTPWRCL# (Page 45) 23. Change Q6180,Q6181 by Q6202 (Page 46) 24. Add Q6201,LED10 in WIRELESS_OLED# (Page 46) 25. Change R6686 from 0ohm to 470ohm (Page 47) 26. Add R6940 in Power Board +5Vs (Page 47)
R2.0	2006/2/23	1. Change R6491 from 51KOhm to 36.5KOhm (Page 5) 2. Del NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 3. Del RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 5. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 6. Add R6945 at U6028: H22 (Page 18) 7. Add R6944 in MUTE_POP# (Page 32) 8. Change L5708 to R6943 (Page 38) 9. Del R6915,R6916,R6917 in CON15 (Page 40) 10. Change R613 from 10K ohm to 0 ohm (Page 42) 11. Change CON11 from 8 pin to 6 pin (Page 45) 12. Add R6946,R6947 at BATT_GND (Page 47) 13. Add D6040 at CN14 (Page 47)

<Variant Name>

		Title : History	
ASUSTek Computer INC. NB1		Engineer:	
Size Custom	Project Name W7J	Rev 2.0	
Date: Thursday, August 31, 2006		Sheet	64 of 64