







KBC will issue a
analog (a voltage
level) signal.
**SW: FAN_DA1 must
be low during S3**

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

Route H_THERMDA and H_THERMDC
on the same layer


-----OTHER SIGNALS

```


=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS

```


Avoid BPSB.Power



Rev 1.1 Fan has no
internal pull up




NB Detect



CPU Detect

<< Kennedy_Zhang >>






		Title : RC410ME VIDEO I/F (4)	
<OrigName>		Engineer: Spring LI	
Size Custom	Project Name Z94Rp	Rev 1.1	
Date: 8/24/2006	Sheet: 8	of	45

<< Kennedy_Zhang >>






<< Kennedy_Zhang >>



REQUIRED STRAPS




NOTE

1. USB CLK STRAPPING CHANGE

	A21,A22,A23	A31 AND NEWER
10K PULL UP	OSC/CLOCK BUFFER	CRYSTAL PAD
10K PULL DOWN	CRYSTAL PAD	OSC/CLOCK BUFFER

2. 14MHz CLOCK TYPE STRAPPING

	A11~A31	A32 AND ABOVE
	14MHz CLOCK PAD IS CRYSTAL PAD	PCIE COMMON MODE SETTING
10K PULL UP	CLOCK INPUT BUFFER	PCIE CM_SET LOW
10K PULL DOWN	CRYSTAL PAD	PCIE CM_SET HIGH



Title : SB450 STRAPS(5)


Engineer: Spring Li

Project Name: Z94Rp


Date: 2008.7.8

Sheet 14 of 45

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>

PLACE termination close to source IC



CLK_CPU_BCLK R1701 1 2 49.90Ohm
 CLK_CPU_BCLK# R1704 1 2 49.90Ohm
 NB_CLK R1708 1 2 49.90Ohm
 NB_CLK# R1711 1 2 49.90Ohm
 A_LINKCLK R1712 1 2 49.90Ohm
 A_LINKCLK# R1715 1 2 49.90Ohm
 SBSRCCLK R1718 1 2 49.90Ohm
 SBSRCCLK# R1719 1 2 49.90Ohm



ASUS		Title :CLOCK GENERATOR	
-<OrgName>		Engineer: Spring Li	
Size	Project Name		Rev
Custom	Z94Rp		1.1
Date: 8/30/2006	Sheet 17 of 46		

<< Kennedy_Zhang >>



LCD Power



Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

LCD LVDS Interface


<< Kennedy_Zhang >>






<< Kennedy_Zhang >>








TPM 1.2 function for OEM Customer





ASUS		Title : Blank	
<OrigName>		Engineer: Spring LI	
Size	Project Name	Rev	
Custom	294Rp	1.1	
Date: 2024/11/03 2024	Sheet: 24	of 45	

<< Kennedy_Zhang >>



<< Kennedy_Zhang >>








« Kennedy_Zhang »



Memory Card Detect

MS_CD#	SD_CD#	Not Support
0	0	Not Support
1	0	Small Card
1	1	Memory Stick

MC_CD# : Memory Card Detect



Title : 4IN 1 CON

Engineer: Spring Li

Size

Project Name

Rev

Custom

Z94Rp





1.1

Date: 8/2/2008

Sheet 28 of 48


<< Kennedy_Zhang >>


USB



		Title : USB / LED / TP	
Engineer: Spring Li		<OrigName>	
Size Custom	Project Name Z94Rp		Rev 1.1
Date: 2008. 5. 6		Sheet 31	of 45

<< Kennedy_Zhang >>





Power On Sequence

1 → 20

<< Kennedy_Zhang >>

ASUS		Title : Power Sequence	
Engineer: Spring Li		Rev: 1.1	
Size: Custom	Project Name: Z94Rp	Date: 2018.11.13.2018	
Sheet: 34 of 48			

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 LAN	AD16	0	E
CARD READER	AD17	1	B
CARDBUS	AD17	1	A

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)

SB400 GPIO TABLE

GPIO	TYPE	POWER DOMAIN	FUNCTION
GPIO 0	I/OD	S0	
GPIO 1	I/O	S0	
GPIO 2	I/O	S0	SB_SPKR
GPIO 3	I/O	S0	
GPIO 4	I/O	S0	PCB_ID0
GPIO 5	I/O	S0	PCB_ID1
GPIO 6	I/OD	S0	PCB_ID2
GPIO 7	I/O	S0	VRM_PWRGD
GPIO 8	I/O	S0	CB_SD#
GPIO 9	I/O	S0	BACK_OFF#
GPIO 10	I/O	S5	SB_PM_THERM#
GPIO 11	I/O	S0	
GPIO 12	I/O	S0	
GPIO 13	I/O	S0	
GPIO 14	I/O	S0	
GPIO 31	I/O	S0	PCI_GNT#5
GPIO 32	I/O	S0	PCI_GNT#6
GPIO 33	I/O	S0	PCI_INTE#
GPIO 34	I/O	S0	PCI_INTF#
GPIO 35	I/O	S0	PCI_INTG#
GPIO 36	I/O	S0	PCI_INTH#
GPM 0	I	S5	
GPM 1	I	S5	
GPM 2	I/O	S5	
GPM 3	I	S5	
GPM 4	I	S5	
GPM 5	I	S5	
GPM 6	I/OD	S5	PWRLED_1HZ
GPM 7	I	S5	SYS_RESET#
GEVENT 0	I	S5	
GEVENT 1	I	S0	
GEVENT 2	I	S5	THRMTRIP#
GEVENT 3	I	S5	LPC_PME#
GEVENT 4	I	S5	PCI_PME#
GEVENT 5	I	S5	H_PROCHOT#
GEVENT 6	I	S5	
GEVENT 7	I	S5	
GEVENT 8			KB_SCI
EXTEVENT#0			EXT_SMI#
EXTEVENT#1			SIO_SMI#

KBC GPIO	W1V	Note
P23(Pin 35)	CHG_FULL_OC	
P22(Pin 36)	BAT_LEARN	
P21(Pin 37)	LID_EC#	
P20(Pin 38)	KBCRSM	
P42(Pin 23)		
P43(Pin 22)	OP_SD#	
P44(Pin 21)	KB_CPURST	
P45(Pin 20)	KB_GATEA20	
P46(Pin 19)	KBCSCI#	
P47(Pin 18)	PM_CLKRUN#	
P50(Pin 17)	BAT_LLOW#_OC	
P51(Pin 16)	KID0	
P52(Pin 15)	KID1	
P53(Pin 14)		
P54(Pin 13)	BAT_SEL#	
P55(Pin 12)	BAT1_IN#_OC	
P56(Pin 11)		
P57(Pin 10)	INV_DA	
P67(Pin 74)		
P66(Pin 75)		
P65(Pin 76)	GAIN_AMP_K#	0->8 V/V 1->NORMAL
P64(Pin 77)	ACIN_OC	
P63(Pin 78)	DISTP#	
P62(Pin 79)	MARATHON#	
P61(Pin 80)	INTERNET#	
P60(Pin 1)	EMAIL#	
P75(Pin 4)	KB_CLK	
P74(Pin 5)	MS_CLK	
P73(Pin 6)	TPAD_CLK	
P72(Pin 7)	KB_DAT	
P71(Pin 8)	MS_DAT	
P70(Pin 9)	TPAD_DAT	
P77(Pin 2)	SMC_BAT	
P76(Pin 3)	SMD_BAT	
P27(Pin 31)		
P26(Pin 32)	NUM_LED#	
P25(Pin 33)	CAP_LED#	
P24(Pin 34)	SET_PLTRSTNS#	
P40(Pin 27)	EXT_SMI	
P41(Pin 26)	EMAIL_LED#	



Title : SYSTEM RESOURCE

Engineer: Spring Li

Size

Project Name

Custom


Z94Rp


Date: 2024-07-24 2024

Sheet 35 of 45




Rev 1.1

<< Kennedy_Zhang >>







<< Kennedy_Zhang >>




<< Kennedy_Zhang >>




« Kennedy_Zhang »


ASUS		Title : 1.8V&1.2V	
Project Name		Engineer: Johnson	
Rev	294Rp	Rev	
Date: 1.8V_1.2V_2008	Sheet: 64	Rev: 1.1	




<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



« Kennedy_Zhang »

ASUS		Title : POWER BLOCK DIAGRAM	
Engineer: Johnson		Rev: 1.1	
Size: Custom	Project Name: Z94Rp	Date: 8/24/2018	
Sheet: 70 of 48			