




T12R Serier Block Diagram



<< Kennedy_Zhang >>



68 $\approx 5\%$ pull-up to Vcc1_05
If PROCHOT# is not used, then it must be terminated with a
56 pull-up resistor to VCCP.
If PROCHOT# is routed between CPU, IMVP and MCH,
pull-up resistor has to be 75 Ohm $\approx 5\%$



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

12G04600479A
12G04600479A




		Title : YONAH CPU (1)	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size Custom	Project Name T12RG		
Date: 2007-02-02	Sheet: 2	of: 2	of: 2

<< Kennedy_Zhang >>




Fan Speed Control

KBC will issue a
analog (a voltage
level) signal.
SW: FAN_DA1 must
be low during S3




Route H_THERMDA and H_THERMDC
on the same layer


-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS
Avoid BPSB,Power



<< Kennedy_Zhang >>




+1.2VS 7.9,10.20,37.61
 +1.8VS 8.19,37.54,61
 +VCCP 2.5,10.17,19.20,52



<< Kennedy_Zhang >>

+1.2VS +1.2VS 6,9,10,20,37,61



<Variant Name>



Title : NB-945PM(DMI & CFG)

ASUSTek COMPUTER INC. NB1

Engineer: MICHAEL WANG

Size Project Name

Custom T12RG

Date: 08-18-07-2007


Rev 2.0

Sheet 7 of 63


<< Kennedy_Zhang >>



		Title : NB_945PM(PCI-E)	
ASUSTeK COMPUTER INC. NB1		Engineer: MICHAEL WANG	
Size Custom	Project Name T12RG		Rev 2.0
Date: 2007-02-02	Sheet 8	of 63	




« Kennedy_Zhang »




S		4		3		2		1	

+12VS 33.37.61
+3VS 4.5,5.13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
+5V 25.30,36,37,38,44,59,61
AC_BAT_SYS 41.50,51,52,53,54,57,60




LCD LVDS Interface




Discharge

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight

LCD Backlight Control




INVERTER Interface



700V rms@5 mA rms
(Min. 3 mA rms)6 mA rms(Max. 6.5 mA rms)

USB for CMOS Camera< 1W/5V






- USB P0 CON3603
- USB P1
- USB P2 BT
- USB P3 NEW CARD
- USB P4 CON3601
- USB P5 CON3601
- USB P6 CON3602
- USB P7
- USB P8 PC_CAM
- USB P9 FINGER PRINT

ASUS		Project Name	T12RG
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size	Customer	Title :	LCD CON
Date: 8/8/2007	8/8/2007	Sheet	12 of 63

<< Kennedy_Zhang >>


TV OUT

12G141011076



ASUS		Project Name	T12RG
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size	Custom	Title :	CRT PORT
Date:	8/1/2007	Sheet	13 of 63

« Kennedy_Zhang »



+3VS
+1.8V

4,5,9,12,13,14,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
8,10,14,16,37,53

M_CLK_D0R4

C1501

500nm/0402

N/A

M_CLK_D0R4

M_CLK_D0R3

C1502

500nm/0402


N/A

M_CLK_D0R3


PN:12G025C22000=>12G025C22004

V2.0 ME

CON1501A




DDR_DIMM_200P




<Variant Name>


ASUS		Title : DDR2 SO-DIMM1	
ASUSTek COMPUTER INC. NE1		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 8/1/2007	Sheet: 15	of 63	

<< Kennedy_Zhang >>







<< Kennedy_Zhang >>




ASUSTeK COMPUTER INC. NB1		Engineer:	MICHAEL WANG
Size Custom	Project Name T12RG		Rev 2.0
Date: 星期二 07.2007	Sheet 20 of 63		

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>

ISA ROM




+3VA_EC


C2401
1UF/10V
GND

EC Hardware Strap

PNPCFG base address set by
SWCBAHR/SWCBALR



Strap value sampled after VSTBY power up reset



BADDR[1:0]

No pull up:	The register pair to access PNPCFG is 002Eh and 002Fh.
Ext 10K up on BADDR0:	The register pair to access PNPCFG is 004Eh and 004Fh.
Ext 10K up on BADDR1:	The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.

Share Memory

**SHBM**

No pull up: Disable shared memory
with host BIOS
Ext 10K up: Enable shared memory
with host BIOS






PPEN

No pull up: Normal
Ext 10K
up: KBS interface pins are switched
to parallel port interface for
in-system programming.

<Variant Name>

<< Kennedy_Zhang >>


+3V O	+3V	17,25,27,31,35,37,42,43,44,61
+3VS O	+3VS	4,5,6,12,13,14,15,17,18,19,20,21,22,23,25,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
+1.5VS O	+1.5VS	25,37,54
+3VA_EC O	+3VA_EC	24,29




ASUS		Project Name	T12RG
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size	Custom	Title :	MINI PCI
Date:	8/8/2012	Sheet	26 of 63

<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



CD-ROM




« Kennedy_Zhang »




Touchpad


HDD LED




CHARGE LED



POWER LED




WLAN LED




<Variant Name>

ASUS		Title : EC IT8510TE(2/2)	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
A3	T12RG	2.0	
Date: 06/07/2007	Sheet	30	of 63

<< Kennedy_Zhang >>




MDIO02-->	xDC#
MDIO05-->	SD Power Control 1 / xDWP
MDIO06-->	xD/MS/SD LED Control
MDIO14-->	xD Data
MDIO15-->	xD Data
MDIO16-->	xD Data
MDIO17-->	xD Data
MDIO18-->	xD CLE
MDIO19-->	xD ALE




	32.43	MDIO17_XDATA7	MDIO17_XDATA7
	32.43	MDIO16_XDATA6	MDIO16_XDATA6
	32.43	MDIO15_XDATA5	MDIO15_XDATA5
	32.43	MDIO14_XDATA4	MDIO14_XDATA4
	32.43	MDIO13_SDM5XDATA3	MDIO13_SDM5XDATA3
	32.43	MDIO12_SDM4XDATA2	MDIO12_SDM4XDATA2
	32.43	MDIO11_SDM3XDATA1	MDIO11_SDM3XDATA1
	32.43	MDIO10_SDM2XDATA0	MDIO10_SDM2XDATA0
32.43	MDIO08_SDCMP_MSSB_XDATA6	MDIO08_SDCMP_MSSB_XDATA6	
	32.43	MDIO16_XDALE	MDIO16_XDALE
	32.43	MDIO18_XDCLC	MDIO18_XDCLC
	32.43	MDIO02_XDCELE	MDIO02_XDCELE
	32.43	MDIO03_SDPW_XDRXB	MDIO03_SDPW_XDRXB
	32.43	MDIO00_SDCDC_XDCDC	MDIO00_SDCDC_XDCDC
	32.43	MDIO01_MSCDC_XDCDC	MDIO01_MSCDC_XDCDC
32.43	MDIO09_SDM5CLK_XDRBE	MDIO09_SDM5CLK_XDRBE	

[illegible]







94.37.39.40.42.43.50.52.60.61
 << Kennedy_Zhang >>



<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



ASUS		Project Name	T12RG
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size	Custom	Title :	USB CONN & +5V DC JACK
Date:	18.07.2017	Sheet	36 of 63

<< Kennedy_Zhang >>



Check all power plan


<Variant Name>

ASUS		Title : Discharge Circuit	
ASUSTAK COMPUTER INC		Engineer: MICHAEL WANG	
Site	Project Name	Rev	
Custom	T12RG	2.0	
Date: 11/07/2007	Sheet	97	of 93


<< Kennedy_Zhang >>

Main Board SW & LED


RF/Touchpad Disable




RF_TP LED




Power Switch




Power LED




Power4 Gear




Power 4 Gear LED




NUMBER LED




CAP LOCK LED




BT



Reset Switch



Pleacemant LED&SW




T12Rg

<< Kennedy_Zhang >>

ASUS		Title : SW/LED	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 11.07.2007	Sheet	36	of 63

FINGER PRINT
Reserved



USB P0	CON3603
USB P1	
USB P2	BT
USB P3	NEW CARD
USB P4	CON3601
USB P5	CON3601
USB P6	CON3602
USB P7	
USB P8	PC_CAM
USB P9	FINGER PRINT



<Variant Name>		
ASUS Title : FINGER PRINT		
ASUSTek COMPUTER INC. Engineer: MICHAEL WANG		
Size	Project Name	Rev
Custom	T12RG	2.0
Date: 8/8/2007	18.07.2007	Sheet 30 of 63

<< Kennedy_Zhang >>

+3VA	12,29,38,54,57,59,63
+3VS	4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,42,43,50,52,60,61
+3VSUS	6,17,19,20,23,25,29,34,51




<Variant Name>

ASUS		Title : POWER-ON SEQ.	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
A4	T12RG	2.0	
Date: 星期日, 二月 07, 2007		Sheet	40 of 63

<< Kennedy_Zhang >>

+3VS 4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,43,50,52,60,61
+3V 17,25,26,27,31,35,37,43,44,61

TPM Module CON
RESERVED




<Variant Name>		Project Name	
ASUS		T12RG	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Custom	Title : TPM 1.2	Rev 2.0
Date: 18.07.2002		Sheet 42 of 63	

<< Kennedy_Zhang >>

+5V 12,25,30,36,37,38,59,61
+3V 17,25,26,27,31,35,37,42,43,61

PCMCIA SOCKET


CCD1# CCD2#
L L 16bit
OTHER L 32bit



<Variant Name>

ASUS		Title : CARDBUS SOCKET	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 8/15/2007	Project Name	Sheet	44 of 63

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>

<Variant Name>

ASUS		Title : SCREW HOLE	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12RG	2.0	
Date: 2023-07-07	Sheet 45 of 63		

S		4		3		2		1	
D									
C									
B									
A									



Power On Sequence

1 → 14

<< Kennedy_Zhang >>

<Variant Name>		ASUS®		Title : FLOWCHART	
ASUSTek COMPUTER INC.		Engineer: MICHAEL WANG			
Size	Project Name			Rev	
Custom	T12RG			2.0	
Date: 07/07/2007				Sheet 47 of 63	

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM		48	GPH0	VSUS_ON	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/		55	GPH2	IMVPOK#	I
37	PWM3/GPA3	/		69	GPH3	PM_PWRBTn#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#		76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GPB0	ICHT7_PWR0K	
154	TXD/GPB1	CAP_LED	O	149	GPB1	WATCH_DOG#	O
162	GPB2	SCRL_LED	O	152	GPB2	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GPB3	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GPB4	PREDCHG	O
5	GA20/GPB5	ARGATE	O	168	GPB5	BAT_LL#	O
6	KBRST#/GPB6	ARG_RST#	O	174	GPB6	BAT_LEARN	O
165	GPB7	THRO_CPU	O	8	GPL0	WLAN_ON#	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	11	GPL1	BT_ON#	O
170	SMDAT1/GPC2	SMB1_DAT	I/O	12	GPL2	RF_OFF_SW#	I
171	GPC3	/		20	GPL3	RF_LED	O
172	TMRI0/WUI2/GPC4	ACIN_OC#	I	92	CRX	CRX	I/O
175	GPC5	OP_SD#	O				
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I				
1	CK32KOUT/GPC7	/	O				
26	RI1#/WUI0/GPD0	PM_SUSB#	I				
29	RI2#/WUI1/GPD1	PM_SUSC#	I				
30	LPCRST#/WUI4/GPD2	PLT_RST#	I				
31	ECSC#/GPD3	EXT_SCI#	O				
41	GPD4	/	I				
42	GINT/GPD5	/					
62	TACH0/GPD6	FAN0_TACH	I				
63	TACH1/GPD7	/	O				
87	ADC4/GPE0	WLAN_SW#	I				
88	ADC5/GPE1	/	I				
89	ADC6/GPE2	MARATHON#	I				
90	ADC7/GPE3	DISTP_SW#	I				
2	PWRSW/GPE4	PWRSW_EC	I				
44	WUI5/GPE5	/					
24	LPCPD#/WUI6/GPE6	LID_EC#	I				
25	CLKRUN#/WUI7/GPE7	/	O				
110	PS2CLK0/GPF0	/					
111	PS2DAT0/GPF1	/					
114	PS2CLK1/GPF2	/	I/O				
115	PS2DAT1/GPF3	/	I/O				
116	PS2CLK2/GPF4	TP_CLK					
117	PS2DAT2/GPF5	TP_DAT					
118	PS2CLK3/GPF6	PWRLMT#					
119	PS2DAT3/GPF7	/	I				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSV#	PM_BMBUSV#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQ#	PCI_INTE#	I
F7	GPIO03/PIRQ#	PCI_INTE#	I
F8	GPIO04/PIRQ#	PCI_INTE#	I
G7	GPIO05/PIRQ#	PCI_INTE#	I
AC21	GPIO06	BT_LED	I/O
AC18	GPIO07	/	I
E21	GPIO08	EXTSMI#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	/	O
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SCI#	I
E19	GPIO13	/	
R4	GPIO14	/	
E22	GPIO15	WLAN_LED#	I/O
AC22	GPIO16	PM_DPRSPLVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STP_PCI#	STP_PCI#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STP_CPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	GPIO22/REQ#4	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O
R3	GPIO24	P4G_LED#	
D20	GPIO25	CB_SD#	
A21	GPIO26/EL_RSVD	BT_DET#	
B21	GPIO27/EL_STATE0	/	I
E23	GPIO28/EL_STATE1	/	
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
AC19	GPIO33/CLKRUN#	/	O
U2	GPIO34/AZ_DOCK_RST#	/	
AD21	GPIO35	ICH_GPIO35	O
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I/O
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

PCI Device	IDSEL#	REQ/ GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

ASUS

Title : GPIO Setting

ASUS

Engineer: MICHAEL WANG

Size

Project Name

Rev

Custom

T12RG

2.0

Date

11/11/2007

Sheet

48

of

65

<< Kennedy_Zhang >>

T12R V1.1 History

1. Page 17, del U1702 and R1726 delete PCI_RST# Buffer.

3. Page 18, added R1802

4. Page 43612, D4301 and L1201改footprint

5. Page 6, delete D1204 and added R601 R609 to avoid can not boot.

6. Page 17, Mount R1708, U1703 option changed reset path

7. Page 43, Mount R4302 for R5C841 internal LDO input

8. Page 9, un-mount L906 C914 , these for 610 only

9.All PCI clock added 6.8 pF to decrease skew.

10. PWM connected to EC and back-light connected to NB

11.D1306 D1301 connected to +5VS, let these signal have the same PWR plan. For ESD

12. page 19, added BT_DET# to detect BT.

13. Page 19, adjust USB CC ping to correspond USB port

14. Page 25, modification NEW CARD debug circuit to correspond new debug card

15. page 28, we used correctly capacity for customer request.

16. page 36, we used LDO with over current protect IC

17. page 41, DC in connector add 2nd source.

ME modify

1. 0.005mm 外部移0.4mm

2.

3. BATT 内部移0.23mm

4. 增加漏板打配

6.DDR2 added 2nd source

P/N :12G025022004

DDR2 DIMM 200P,1.8V,H:4mm,STD

FOXCONN/AS0A426-N45N-1

7 add led 1 pcs LED3810 and del. SW3807(option)

8. 漏板圖修改

T12R V2.0 Modify History

1. Page 6, R609 replacement 220K by 10K

2. Page 12, RML203 replacement C.M chock by 00hm for EMI.

3. For DDRII connector(H=4mm) replacement 12G025022004 by original.

4. For DDRII connector(H=9mm) replacement 12G025C22004 by original.

5. For DC IN jack replacement 12G14530103R by original(long core).

6. Page 22, for audio micro phone low quality issue, it need to changed larger capattor 100 (replace 100 with 10).

7. Page 29, we changed new EC 8511.

8. Page 38, to increase LED brightness, we replace 07G015200485 by original

9. page 30, for EMI request, we added L3010 and L3011 and mount C3002 C3003 and C3006-3010

10. Page 35, for EMI requestion, we added 00hm before LAN jack for option CM chock.

T12Rg V1.0 modify from T12R V2.0

1. To modify BOM include LED(colorsplacement), SW(placement), HDD(PATA TO SATA), PCCAM(unmount), internal MIC(unmount) and R5C841(added 1394 cardreader and PCMCIA).

T12Rg V2.0

1. Page 12, L1203 0 Ohm to bead, EMI request.

2. Page 12, L1204 and L1205 0 Ohm to bead and mount C1222 C1223, EMI request.

3. Page 12, mount L1214 L1215 Ohm for added internal speaker.

4. Page 12, mount L1206, EMI request.

5. Page 6, R2301 and R2304 10K to 12K for 2W speaker..

6. Page 6, modify BOM, unmount R2908.

	X51 PCB X51	T12RG PCB T12R	T12RG PCB T12R	T12Rv 2.0 PCB T12R	T12Rv 2.1 PCB X51
NB	415ME	415ME	415ME	415MD	415ME
SB	SB600 A21	SB600 A21	SB600 A21	SB600 A13	SB600 A21
AUDIO	660VD	660VD	660VD		660VD
SPDIF	N/A	N/A	N/A		N/A
R5C83Z	N/A	N/A	N/A		N/A
R5C841	OK	OK	OK		N/A
1394	N/A	OK	OK		N/A
CARD READER	OK	OK	OK		N/A
PCMCIA	OK	OK	OK		N/A
NEW CARD	N/A	N/A	N/A		N/A
TPM	N/A	OK	OK		N/A
BT	OK	N/A	N/A		N/A
PC-CAM	N/A	N/A	N/A		OK
INT. MIC	N/A	OK	OK		OK
MODEN	OK	N/A	OK		N/A
TV	N/A	N/A	N/A		N/A
SPEAKER	1.5W	2W	2W		1.5W


ASIS


Title : manager

Engineer:

T12R0


<< Kennedy_Zhang >>






<< Kennedy_Zhang >>

+3VAO




+2.5VS




ASUS		Title : POWER_IO_+3VA & +2.5V	
Engineer: Anny			
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: 8/8/2007	8/8/2007	Sheet 54 of 53	

<< Kennedy_Zhang >>


POWER PATH & BAT_LEARN




BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




ASUS		Title : POWER_DETECT	
<OrigName>		Engineer: Anny	
Site	Project Name	Rev	
Custom	T12R	2.0	
Date: 11/18/2007		Sheet	59 of 63

<< Kennedy_Zhang >>

	6.575V	11.622V
R6023	243KOhm 10G213103313030 1%	165KOhm 10G213103313010 1%
R6024	100KOhm 10G213100323010 0.1%	100KOhm 10G213100323010 0.1%



POWER GOOD DETECTOR





TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.2V_PWRGD

ASUS		Title : POWER_PROTECT	
Engineer: Anny			
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: 8/8/2007	Sheet 80 of 83		

<< Kennedy_Zhang >>

SUSB#_PWR POWER




		Title : POWER_LOAD_SWITCH	
<OrigName>		Engineer: Anny	
Size Custom	Project Name T12R		Rev 2.0
Date: 星期日 07 07 2007		Sheet 61 of 63	

<< Kennedy_Zhang >>



FOR POWER TEST



ASUS		Title : POWER_SIGNAL	
<OrigName>		Engineer: Anny	
Size	Project Name		Rev
Custom	T12R		2.0
Date: 8/8/2007	8/8/2007		Sheet 63 of 63

<< Kennedy_Zhang >>

R2.0

Item	Before	After	Reason	Owner	Date
R20_1109_50		Add PCE5001 PCE5005, PQ5002, PQ5004, PQ5005 and PQ5007	VCORE:CPU upgrade to merom reflash		2006.11.09
R20_1109_50	9.31K	11K	VCORE: PR5030 modify to 11K to Increase OCP.		2006.11.09
R20_1109_97	PR5712 and PQ5705 were unmounted	PR5712:36.5K and PQ5705 was mounted.	Charger: Modify PR5712 and PQ5705 for 3S1P select.		2006.11.09



Title : POWER_PIC

Engineer:

Size

Project Name

Rev

Custom

NAPA


2.0

Date: 8/8/2007

Sheet 84 of 83


<< Kennedy_Zhang >>


T12Rv Block Diagram V2.0



<< Kennedy_Zhang >>

T12Rg Block Diagram V2.0





<< Kennedy_Zhang >>