











T12M Block Diagram










For DDR2 add/cmd refer to split plane.



Reserve Type H=4mm





12G02502200F




Nearby SO-DIMM


Reserve Type H=9.2mm





DC FAN control




Thermal Sensor






nVidia C51 Chipset side-band signal glitch issue solution.




R close to IC within 1500 mils.
Place these resistors without stubs.









4*4 H.T link mode if mount R7128 and R7129.

Nvidia suggests to change 8*8.
Resisters setting can reference
design guide chapter12 (Page
176).



Nvidia suggests to change 8*8.
Resisters setting can reference design guide
chapter12 (Page 176).













































Title : MCP951 PCI I/F
Engineer: Lee Lee

Size	Project Name	Rev
C	T12M	1.1
Date: Tuesday, June 05, 2006	Sheet 17 of 63	


N.V



MCP51 Strap Option



RTC BATTERY







0524 Modified



0524 Modified




DEPOP CIRCUIT




Fix POP of the internal speaker
when power-on


SPEAKER





HeadPhone



External Microphone





Audio Amplifier




TV-Tuner



hexaint@hotmail.com

MDC CONN.






TPM CONN.








!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V




MINI PCIEX CONNECTOR




Instead of Mini-PCIE latch connector



BLUETOOTH CONNECTOR




Signal direction-
CLK: BT -> WLAN;
DATA: WLAN -> BT



KBC connector

For Keyboard
Matrix Define same Z94


0518-7



FPC_CON_28P
12G182402806

ISA ROM



(4Mbits)



Flash ROM PN:05G001014110

SST-PLCC32 4Mbits Flash ROM
PN:05G001014110
(FLASH SST SST39VF040-70-4C-NHE
4M-70 PLCC-32)

If need to use 8Mbits ISA
ROM, could choose
SST39LF080.
But it does not have PLCC32
package.
ASUS does not have part
number yet.




EC ADC

0522-1


Battery

12.6V



Adaptor



19V



EC Hardware Strap

strap value sampled after
VSTBY power up reset



PNPCFG base address set by
SWCBAHR/SWCBA1R



BADDR[1:0]
No pull up:
The register pair to access PNPCFG is
002Eh and 002Fh.
Ext 10K up on BADDR0:
The register pair to access PNPCFG is
004Eh and 004Fh.
Ext 10K up on BADDR1:
The register pair to access PNPCFG is
determined by EC domain registers
SWCBA1R and SWCBAHR.


Share Memory



SHBM
No pull up:
disable shared memory with host BIOS
Ext 10K up:
enable shared memory with host BIOS






PPEN
No pull up:
Normal
Ext 10K up:
KBS interface pins are switched
to parallel port interface for
in-system programming.


LPC DEGUG CONNECTOR









Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU







Co-lay Mount



<32> 1394_FIL 1394_FIL
<32> 1394_REXT 1394_REXT
<32> 1394_VREF 1394_VREF





<32> XIN_1394 XIN_1394 XOUT_1394 XOUT_1394 <32>



Layout: SHIELD GND



- CINT#/IREQ# 1 T7304 /PCMCIA
- CSERR#/WAIT# 1 T7305 /PCMCIA
- CREQ#/INPACK# 1 T7306 /PCMCIA
- CAUDIO/SPKR_IN#/BVD2 1 T7307 /PCMCIA
- CSTOP#/A20 1 T7308 /PCMCIA
- CDEVSEL#/A21 1 T7309 /PCMCIA
- CTRDY#/A22 1 T7310 /PCMCIA
- CIRDY#/A15 1 T7311 /PCMCIA
- CSTSCHG/STSCHG#/BVD1 1 T7312 /PCMCIA
- CBLOCK#/A19 1 T7313 /PCMCIA
- CPERR#/A14 1 T7314 /PCMCIA
- CCLKRUN#/IOIS16# 1 T7315 /PCMCIA



Co-lay Mount



PCMCIA SOCKET 0524 Modified

CCD1# CCD2#
L L 16bit
OTHER 32bit



Co-lay Mount

Closed to 1394 Connector
Co-Layout



LAN LED





PHY Addr = 00001

LED0 :LINK
LED1 :Dupx
LED2 :10ACT
LED3 :100ACT
LED4 :COL

LED test only.-0307


POR Latch low: LED signals are active high

	POR latch status	
	HIGH	LOW
ANE	Auto Negotiation Enable	Force mode
DUPLEX	Enable Full Duplex	Disable
SPEED	Operates at 100Mbps	10Mbps
RPTIR	Repeater mode	Normal mode
LPDS	LPDS mode	Normal mode
MIU/SNIB	MIU mode	SNI mode





0526:R7588 MOUNT,R7478 must be unmount.




Close to U7117







Close to U7132




RJ45+RJ11
100/10M









USB PORT 6 for USB CAMERA











SW Button




Mv:ParkerBell
Mg: Generic




Main Board LED




all sw and LED be mounted except sw14 in SR stage-0414



DISCHARGE CIRCUIT



TOUCH PAD



E	D	C	B	A
D				D
C				C
B				B
A				A

		Title : N/A	
ASUSTek COMPUTER INC.		Engineer: Sam_Wang	
Size	Project Name	Rev	
Custom	F3M	1.0	
Date: Tuesday, June 06, 2006		Sheet	43 of 63

hexaint@hotmail.com

T12M ER Update History

0518

0518-1: R7351 unmounted for LPC debug message display
0518-2: R7224 & C7207 unmounted for EC_RST# timing impact,P-39
0518-3: Deleted OS#_OC P-U to RN76A for EC_RST# timing impact,P-8
0518-4:Mount C7353 &C7354,R7413/R7415,R7418 for internal MIC,P-21

0518-5:H37 ,H38/H39 changed PN,P-24

0518-6:Mount R7522,P-39

0518-7:Correct KBC pin definition in CON14,p-29

0518-8:C487 tolerance be changed to X5R,P-28

0518-9:CON25 unmounted,ASSY' part,p-25

0518-10:Removed "JP7103" for MDC power option,p-24

0518-11: "L76" be changed current rating to 5A,P-42

0518-12:Unmounted "R7195",p-26

0518-13:R131 be change to 2.4KOHM , R132 be changed to 1.47kohm For MAC Vref,p-18

0518-14:"R1205" P-U power be changed from"+3VS " to "+3VS_LCD" for white screen when sys. reboot, p-14

0518-15:Added in "R7572"&"LED20" for brightness improvement,p-39

0519

0519-1:Changed D-SUB Conn. by ME ,P-15

0522

0522-1:EC ADC parts unmount ,P-29

0522-2:R7233 change part from"1.2kohm"to "0ohm',p-8

0522-3:R? reserved 100kohm,p-14

0522-4:N/A

0522-5:UNMOUNT FOR COST DOWN,P-42

0522-6:RESERVERD R? FOR CRX,P-28

0522-7:RESERVERD R? FOR COST DOWN,P-40

0522-8:UNMOUNTED R7219 and mounted R7220 power seq. controlled by EC,P-40

0522-9:BT_ON# controlled by EC,P-28 &P-19

0522-10:BL controlled by EC form DAC to PWM,P-28

0522-11:UM6K1N body diode changed direction,p-28

0522-12:Changed R7196 from 10kohm to 100kohm and mount,p-26

0522-13:DDR termination resistor SWAP,P-7

0524

0524-1:1394 power changed from +3vs to +3v, resume form s3 detect fail,p-32

0524-2: C7404 changed to 0.47uf for pwr. up seq.,p-34

0524

0524-1:CE15 changed net-name by EMI,P-38

0524-2:C7496 added in CRX signal,P-28

0525

0525-1:Q7159 GND changed to GND_AUDIO,EMI,P-22

0525-2:H62 change part no.,p-42


0529

0529-1-:Added in R7590 between GND and GND_AUDIO,P-21

0529-2:Added in R7591 between GND and GND_JACK,P-22


		Title : N/A	
ASUSTek COMPUTER INC.		Engineer: Sam_Wang	
Size	Project Name	Rev	
Custom	F3M	1.0	
Date: Tuesday, June 06, 2006		Sheet	45 of 63

hexaint@hotmail.com




Title			
<Title>			
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Tuesday, June 06, 2006		Sheet 47 of 63

hexaint@hotmail.com




Title			
<Title>			
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Tuesday, June 06, 2006		Sheet 49 of 63

hexaint@hotmail.com




+12VSUS




EE Modified-0309

EE Modified-0309




ASUS Title : POWER SYSTEM


Engineer:
 <OrgName> Project Name: **T12M** Rev 1.0
 Date: Tuesday, June 06, 2006 Sheet 51 of 63




+3VAO




+2.5VS



+1.5VSUS&+1.2VSUS







Title			
<Title>			
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Tuesday, June 06, 2006		Sheet 55 of 63

hexaint@hotmail.com


POWER PATH & BAT LEARN




BATTERY IN DETECT




ADAPTER IN DETECT







+5VLCM, +5VCHG & +2.5VREF



SUSC#_PWR POWER




SUSB#_PWR POWER



A/D_DOCK_IN

AC_BAT_SYS





FOR POWER TEST

