


T12Eg Main BD. R2.0 BLOCK DIAGRAM

CLOCK GEN.
ICS9LPR363CGLF-T

PAGE 29

FAN + Thermal sensor

PAGE 50



POWER

VCORE	PAGE 80
SYSTEM	PAGE 81
IO_1.5VS_1.05VS	PAGE 82
IO_DDR_VTT	PAGE 83
IO_1.25VS	PAGE 84
SHUTDOWN	PAGE 87
CHARGER	PAGE 88
DETECT	PAGE 90
LOAD SWITCH	PAGE 91
PROTECT	PAGE 92


Default Group-CLKGEN

ASUS		Title : BLOCK DIAGRAM	
ASUSTek COMPUTER INC.		Engineer: Miller Liu	
Size	Project Name		
Custom	T12Eg		
Date: 8/18/2007	Rev		
	2.0		
		Sheet	1 of 84

<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
															Default Group-CLKGEN									
															 Title : NULL									
															ASUSTeK COMPUTER INC Engineer: Miller Liu									
Size					Project Name															Rev				
A					T12Eg															2.0				
Date: 星期二, 二月 13, 2007															Sheet 5 of 94									

<< Kennedy_Zhang >>

D

D

C

C

B

(3)

A

A

Default Group-CLKGEN



Title : NULL

ASUSTeK COMPUTER INC

Engineer: *Miller Liu*

Size

Project Name	
--------------	--

Rev

A

T12Eg

2.0

Date: 星期二, 二月 13, 2007

Sheet 6 of 94

5

4


3

2


6

4 3 2 Date: 星期四, 二月 13, 2007
<< Kennedy_Zhang >>


P/N: 12G025022004
(T12F) 4.0mm, STD




SMBus Slave Address: A0H



SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1







Layout Note: Place these Caps near SO DIMM 0



Default Group: CLK:GEN		Title : DDR2 SO-DIMM_0	
ASUSTek COMPUTER INC		Engineer: Miller Liu	
Size	Project Name		
Custom	T12Eg		
Date: 11/11/2007	Sheet: 7	of 84	
		Rev: 2.0	

<< Kennedy_Zhang >>




Default Group-CLKGEN			
		Title : DDR2 TERM	
ASUSTek COMPUTER INC		Engineer: Miller Liu	
Size Custom	Project Name T12Eg	Rev 2.0	
Date: 星期日, 三月 13, 2007	Sheet	9	of 94

<< Kennedy_Zhang >>

RCOMP

For Calibrating the FSB IO Buffer






SCOMP

For Slow Rate Compensation on the FSB



Voltage Swing


For Providing a Reference Voltage to The FSB RCOMP circuits




Default Group: CLKGEN

ASUS		Title : NB-965GM (HOST)	
ASUSTek COMPUTER INC. NB		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
Custom	T12Fg		2.0
Date: 11/11/2007	Sheet	10	of 94


<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



<< Kennedy_Zhang >>

Default Group: CLK:GND

ASUS		Title : NB_965GM (GND)	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12Eg		2.0
Date: 11/11/2007		Sheet	16 of 94

5

4

3

2

1

D

C

B

A

5

4

3

2

1

D

C

B

A

Default Group-CLKGEN

ASUS®

ASUSTeK COMPUTER INC

Title : NULL

Engineer: *Miller Liu*

Size

A

Project Name

T12Eg


Rev

2.0

Date: 星期二, 二月 13, 2007

Sheet 17 of 94

<< Kennedy_Zhang >>



Default Group-CLKGEN			
ASUS		Title : Si362A SDVO-DVI	
ASUSTek COMPUTER INC		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12Eg	2.0	
Date: 11/13/2007	Sheet 18 of 94		

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

Default Group-CLKGEN



Title : NULL

ASUSTeK COMPUTER INC


Engineer: Miller Liu

Size	Project Name	Rev
A	T12Eg	2.0

Date: 星期二, 二月 13, 2007Sheet 19 of 94




<< Kennedy_Zhang >>

5 4 3 2 1



SATA if it non-used,
1)SATA[0:3]RXpn SATABIAS,SATABIAS# and SATA_CLKpn should be PD.
2)SATA[0:3]TXpn and SATALED# NO connect.


RTC BAT




Default Group-CLKGEN

ASUS		Title : ICH8-M (1)	
ASUSTek COMPUTER INC.		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12Eg	2.0	
Date: 8/18/2007	Sheet 20 of 84		

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>

ICH8-M

ICH8-M



Default Group-CLKGEN

ASUS		Title : ICH8M-Other	
ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12Eg	2.0	
Date: 11/16/2007	Sheet 24 of 34		

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
Default Group-CLKGEN																								
															Title : NULL									
ASUSTeK COMPUTER INC															Engineer: Jeffrey Lai									
Size					Project Name															Rev				
A					T12Eg															2.0				
Date: 星期二, 二月 13, 2007															Sheet					25 of 94				

<< Kennedy_Zhang >>

5

4

3

2

1

D

C

B

A

5

4

3

2

1

D

C

B

A

Default Group-CLKGEN

ASUS

ASUSTeK COMPUTER INC

Title : NULL

Engineer: Miller Liu

Size

Project Name

Rev

A

T12Eg

2.0

Date: 星期二, 二月 13, 2007

Sheet 26 of 94

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
Default Group-CLKGEN																								
															Title : NULL									
ASUSTeK COMPUTER INC															Engineer: Miller Liu									
Size					Project Name															Rev				
A					T12Eg															2.0				
Date: 星期二, 二月 13, 2007															Sheet					27 of 94				

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
Default Group-CLKGEN																								
															Title : NULL									
ASUSTeK COMPUTER INC															Engineer: Miller Liu									
Size A					Project Name T12Eg															Rev 2.0				
Date: 星期二, 二月 13, 2007															Sheet 28 of 94									

<< Kennedy_Zhang >>

For FT8511 Core IC

The diagram illustrates the pinout for the FT8511 Core IC, organized into several functional blocks:

- Power and Ground:**
 - Top: +3VLA, EC, +3VPLL, +3VS, +3VACC, +3V, EC, +3VLA, EC.
 - Right: GND, EC_AGN2, EC_AGN1, GND.
 - Bottom: GND, EC_AGN2, EC_AGN1, GND.
- Memory:**
 - Top Left: 20.44 LPC ADO, 20.44 LPC AD1, 20.44 LPC AD2, 20.44 LPC AD3, 20.44 LPC AD4, 20.44 LPC AD5, 20.44 LPC AD6, 20.44 LPC AD7, 20.44 LPC AD8, 20.44 LPC AD9, 20.44 LPC AD10, 20.44 LPC AD11, 20.44 LPC AD12, 20.44 LPC AD13, 20.44 LPC AD14, 20.44 LPC AD15, 20.44 LPC AD16, 20.44 LPC AD17, 20.44 LPC AD18, 20.44 LPC AD19, 20.44 LPC AD20, 20.44 LPC AD21, 20.44 LPC AD22, 20.44 LPC AD23, 20.44 LPC AD24, 20.44 LPC AD25, 20.44 LPC AD26, 20.44 LPC AD27, 20.44 LPC AD28, 20.44 LPC AD29, 20.44 LPC AD30, 20.44 LPC AD31, 20.44 LPC AD32, 20.44 LPC AD33, 20.44 LPC AD34, 20.44 LPC AD35, 20.44 LPC AD36, 20.44 LPC AD37, 20.44 LPC AD38, 20.44 LPC AD39, 20.44 LPC AD40, 20.44 LPC AD41, 20.44 LPC AD42, 20.44 LPC AD43, 20.44 LPC AD44, 20.44 LPC AD45, 20.44 LPC AD46, 20.44 LPC AD47, 20.44 LPC AD48, 20.44 LPC AD49, 20.44 LPC AD50, 20.44 LPC AD51, 20.44 LPC AD52, 20.44 LPC AD53, 20.44 LPC AD54, 20.44 LPC AD55, 20.44 LPC AD56, 20.44 LPC AD57, 20.44 LPC AD58, 20.44 LPC AD59, 20.44 LPC AD60, 20.44 LPC AD61, 20.44 LPC AD62, 20.44 LPC AD63, 20.44 LPC AD64, 20.44 LPC AD65, 20.44 LPC AD66, 20.44 LPC AD67, 20.44 LPC AD68, 20.44 LPC AD69, 20.44 LPC AD70, 20.44 LPC AD71, 20.44 LPC AD72, 20.44 LPC AD73, 20.44 LPC AD74, 20.44 LPC AD75, 20.44 LPC AD76, 20.44 LPC AD77, 20.44 LPC AD78, 20.44 LPC AD79, 20.44 LPC AD80, 20.44 LPC AD81, 20.44 LPC AD82, 20.44 LPC AD83, 20.44 LPC AD84, 20.44 LPC AD85, 20.44 LPC AD86, 20.44 LPC AD87, 20.44 LPC AD88, 20.44 LPC AD89, 20.44 LPC AD90, 20.44 LPC AD91, 20.44 LPC AD92, 20.44 LPC AD93, 20.44 LPC AD94, 20.44 LPC AD95, 20.44 LPC AD96, 20.44 LPC AD97, 20.44 LPC AD98, 20.44 LPC AD99, 20.44 LPC AD100, 20.44 LPC AD101, 20.44 LPC AD102, 20.44 LPC AD103, 20.44 LPC AD104, 20.44 LPC AD105, 20.44 LPC AD106, 20.44 LPC AD107, 20.44 LPC AD108, 20.44 LPC AD109, 20.44 LPC AD110, 20.44 LPC AD111, 20.44 LPC AD112, 20.44 LPC AD113, 20.44 LPC AD114, 20.44 LPC AD115, 20.44 LPC AD116, 20.44 LPC AD117, 20.44 LPC AD118, 20.44 LPC AD119, 20.44 LPC AD120, 20.44 LPC AD121, 20.44 LPC AD122, 20.44 LPC AD123, 20.44 LPC AD124, 20.44 LPC AD125, 20.44 LPC AD126, 20.44 LPC AD127, 20.44 LPC AD128, 20.44 LPC AD129, 20.44 LPC AD130, 20.44 LPC AD131, 20.44 LPC AD132, 20.44 LPC AD133, 20.44 LPC AD134, 20.44 LPC AD135, 20.44 LPC AD136, 20.44 LPC AD137, 20.44 LPC AD138, 20.44 LPC AD139, 20.44 LPC AD140, 20.44 LPC AD141, 20.44 LPC AD142, 20.44 LPC AD143, 20.44 LPC AD144, 20.44 LPC AD145, 20.44 LPC AD146, 20.44 LPC AD147, 20.44 LPC AD148, 20.44 LPC AD149, 20.44 LPC AD150, 20.44 LPC AD151, 20.44 LPC AD152, 20.44 LPC AD153, 20.44 LPC AD154, 20.44 LPC AD155, 20.44 LPC AD156, 20.44 LPC AD157, 20.44 LPC AD158, 20.44 LPC AD159, 20.44 LPC AD160, 20.44 LPC AD161, 20.44 LPC AD162, 20.44 LPC AD163, 20.44 LPC AD164, 20.44 LPC AD165, 20.44 LPC AD166, 20.44 LPC AD167, 20.44 LPC AD168, 20.44 LPC AD169, 20.44 LPC AD170, 20.44 LPC AD171, 20.44 LPC AD172, 20.44 LPC AD173, 20.44 LPC AD174, 20.44 LPC AD175, 20.44 LPC AD176, 20.44 LPC AD177, 20.44 LPC AD178, 20.44 LPC AD179, 20.44 LPC AD180, 20.44 LPC AD181, 20.44 LPC AD182, 20.44 LPC AD183, 20.44 LPC AD184, 20.44 LPC AD185, 20.44 LPC AD186, 20.44 LPC AD187, 20.44 LPC AD188, 20.44 LPC AD189, 20.44 LPC AD190, 20.44 LPC AD191, 20.44 LPC AD192, 20.44 LPC AD193, 20.44 LPC AD194, 20.44 LPC AD195, 20.44 LPC AD196, 20.44 LPC AD197, 20.44 LPC AD198, 20.44 LPC AD199, 20.44 LPC AD200, 20.44 LPC AD201, 20.44 LPC AD202, 20.44 LPC AD203, 20.44 LPC AD204, 20.44 LPC AD205, 20.44 LPC AD206, 20.44 LPC AD207, 20.44 LPC AD208, 20.44 LPC AD209, 20.44 LPC AD210, 20.44 LPC AD211, 20.44 LPC AD212, 20.44 LPC AD213, 20.44 LPC AD214, 20.44 LPC AD215, 20.44 LPC AD216, 20.44 LPC AD217, 20.44 LPC AD218, 20.44 LPC AD219, 20.44 LPC AD220, 20.44 LPC AD221, 20.44 LPC AD222, 20.44 LPC AD223, 20.44 LPC AD224, 20.44 LPC AD225, 20.44 LPC AD226, 20.44 LPC AD227, 20.44 LPC AD228, 20.44 LPC AD229, 20.44 LPC AD230, 20.44 LPC AD231, 20.44 LPC AD232, 20.44 LPC AD233, 20.44 LPC AD234, 20.44 LPC AD235, 20.44 LPC AD236, 20.44 LPC AD237, 20.44 LPC AD238, 20.44 LPC AD239, 20.44 LPC AD240, 20.44 LPC AD241, 20.44 LPC AD242, 20.44 LPC AD243, 20.44 LPC AD244, 20.44 LPC AD245, 20.44 LPC AD246, 20.44 LPC AD247, 20.44 LPC AD248, 20.44 LPC AD249, 20.44 LPC AD250, 20.44 LPC AD251, 20.44 LPC AD252, 20.44 LPC AD253, 20.44 LPC AD254, 20.44 LPC AD255, 20.44 LPC AD256, 20.44 LPC AD257, 20.44 LPC AD258, 20.44 LPC AD259, 20.44 LPC AD260, 20.44 LPC AD261, 20.44 LPC AD262, 20.44 LPC AD263, 20.44 LPC AD264, 20.44 LPC AD265, 20.44 LPC AD266, 20.44 LPC AD267, 20.44 LPC AD268, 20.44 LPC AD269, 20.44 LPC AD270, 20.44 LPC AD271, 20.44 LPC AD272, 20.44 LPC AD273, 20.44 LPC AD274, 20.44 LPC AD275, 20.44 LPC AD276, 20.44 LPC AD277, 20.44 LPC AD278, 20.44 LPC AD279, 20.44 LPC AD280, 20.44 LPC AD281, 20.44 LPC AD282, 20.44 LPC AD283, 20.44 LPC AD284, 20.44 LPC AD285, 20.44 LPC AD286, 20.44 LPC AD287, 20.44 LPC AD288, 20.44 LPC AD289, 20.44 LPC AD290, 20.44 LPC AD291, 20.44 LPC AD292, 20.44 LPC AD293, 20.44 LPC AD294, 20.44 LPC AD295, 20.44 LPC AD296, 20.44 LPC AD297, 20.44 LPC AD298, 20.44 LPC AD299, 20.44 LPC AD300, 20.44 LPC AD301, 20.44 LPC AD302, 20.44 LPC AD303, 20.44 LPC AD304, 20.44 LPC AD305, 20.44 LPC AD306, 20.44 LPC AD307, 20.44 LPC AD308, 20.44 LPC AD309, 20.44 LPC AD310, 20.44 LPC AD311, 20.44 LPC AD312, 20.44 LPC AD313, 20.44 LPC AD314, 20.44 LPC AD315, 20.44 LPC AD316, 20.44 LPC AD317, 20.44 LPC AD318, 20.44 LPC AD319, 20.44 LPC AD320, 20.44 LPC AD321, 20.44 LPC AD322, 20.44 LPC AD323, 20.44 LPC AD324, 20.44 LPC AD325, 20.44 LPC AD326, 20.44 LPC AD327, 20.44 LPC AD328, 20.44 LPC AD329, 20.44 LPC AD330, 20.44 LPC AD331, 20.44 LPC AD332, 20.44 LPC AD333

For Pull-up/Pull-down

For Xtal

Note:
Cload=12.5PF
close to EC

For EC reset

Note:

For EC Hardware Strap

For Intel IAMT pin name


ME_ALERT#	EC_WLAN_PWR
PM_S4_STATE#	MP_PWRGD
S4_STATE_ON	NETDETECT
PM_SLP_M#	LAN_WOL_EN
SLP_M_ON	
WLAN_SW#	

<< Kennedy_Zhang >>


EC Hardware Strap

Strap value sampled after
VSTBY power up reset


PNPCFG base address set by SWCBAHR/SWCBALR




Share Memory



Keyboard Conn.



For 8M bits ISA ROM




Note:
If you use 8M bits ROM, you need to connect FA19 to EC side.

Default Group-CLKGEN	
ASUS	
ASUSTek COMPUTER INC.	Title : EC-ITE8511(2)
Size	Project Name
Custom	Engineer: Miller Liu
Date: 8/18/2007	Rev 2.0
Sheet 31 of 34	




<< Kennedy_Zhang >>

Touchpad




<< Kennedy_Zhang >>



The Crystal should be placed far away from I/O ports, important or high frequency signal traces (Tx, Rx, power), magnetics or board edges.



	RTL8110SCL
AVDDH	3.3AVDD
V_12Pin	3.3AVDD
AVDDL	1.8AVDD
V_DAC	N/A
DVDD	1.5VDD
DVDD_A	1.5AVDD





<< Kennedy_Zhang >>



Default Group CLK0EN		Title : RJ11/RJ45	
ASUS		Engineer: Miller Liu	
Size	Project Name	T12EG	Rev
C	10.13.2007	01	2.0

<< Kennedy_Zhang >>

MDC



Default Group-CLKGEN			
		Title :MDC	
ASUSTeK COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 8/18/2007		Sheet 35	of 94

<< Kennedy_Zhang >>

M0207



		Title : CODEC ALC660(D)	
ASUSTek COMPUTER INC. NB1		Engineer: Miller Liu	
Size Custom	Project Name SANTAROSA		R / 2
Date: 4/8/2007 - 4/13/2007		Sheet 36 of 94	


<< Kennedy_Zhang >>

SE/BTL & MUTE CONTROL




<< Kennedy_Zhang >>

INTERNAL MICROPHONE



EXTERNAL MICROPHONE




Default Group: CLKGEN

ASUS		Title : MIC	
ASUSTek COMPUTER INC. NB1		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 10/10/2007	Sheet	39	of 94

<< Kennedy_Zhang >>

Sub-woofer (Optional)

FL = 100Hz
FH = 1KHz




Sub-woofer Connector (Optional)


Default Group: CLKGEN

ASUS		Title :Sub-Woofers	
ASUSTek COMPUTER INC. NPI		Engineer: Miller_Liu	
Size	Project Name	T12EG	Rev
Custom	PIN	<OrAdd>	2.0
Date: 11/11/2007		Sheet	89 of 94

<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




MDIO00--> SD Card Detect
MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE


Default Group-CLKGEN

ASUS		Title CARDBUS R5C832 (2)	
ASUSTeK COMPUTER INC.		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 10/10/2007		Sheet	41 of 94


<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V



Default Group: CLKGEN			
ASUS		Title : NEWCARD	
ASUSTek COMPUTER INC. NB1		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12F		2.0
Date: 11/11/2007		Sheet	49 of 94

<< Kennedy_Zhang >>




Default Group-CLKGEN

ASUS		Title :DEBUG	
ASUSTek COMPUTER INC. NB		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 8/18/2007		Sheet	44 of 94




<< Kennedy_Zhang >>

CRT Connector

DVI-I Connector (Optional)



« Kennedy_Zhang »



Pin 19 : Add a USB 2.0 Shielding GND cable to USB module.

<< Kennedy_Zhang >>

5	4	3	2	1
D				
C				
B				
A				
Default Group-CLKGEN				
			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007		Sheet 47 of 94		

<< Kennedy_Zhang >>

A Hole / TOP Side

A Hole / Bottom Side

Drill Hole for Fix







圓孔

橢圓孔

圓孔 New R1.1



A Hole Special / Bottom Side



E Hole for Main board fix

F Hole for CPU

銅柱 Hole for VGA
13GNJ510M170-1



Default Group-CLKGEN


ASUS			Title :SREW HOLE	
ASUSTek COMPUTER INC. NPI			Engineer: Miller Liu	
Size	Project Name		T12EG	Rev
Custom	PIN		<OrigAdd2>	2.0
Date	11/13/2007		Sheet 48 of 94	

<< Kennedy_Zhang >>


5	4	3	2	1
D				
C				
B				
A				
Default Group-CLKGEN				
			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007		Sheet 49 of 94		
5	4	3	2	1

<< Kennedy_Zhang >>

Thermal
Sensor




DC
FAN
Control




Default Group: CLKGEN			
		Title :FAN	
ASUSTeK COMPUTER INC. NE		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 2018-01-13 2007		Sheet	50 of 94

<< Kennedy_Zhang >>



SATA HDD



12G161210504
T12






CE5105 Only use 11G041210754



Default Group-CLKGEN		Title : HDD & CDROM	
ASUSTeK COMPUTER INC.		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 11/11/2007	Sheet	51	of 94


<< Kennedy_Zhang >>






Default Group: CLKGEN			
ASUS		Title :USB CONN X 4	
ASUSTeK COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12EG	2.0	
Date: 11/11/2007	Sheet	59	of 94

<< Kennedy_Zhang >>


WLAN



12G162200051
T12





12G030000526
T12



ROBSON or TV tuner

12G030100529
T12



Default Group-CLKGEN

ASUS		Title : MINICARD *2	
ASUSTek COMPUTER INC.		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12EG	2.0	
Date: 8/18/2007	Sheet 53	of 54	

<< Kennedy_Zhang >>


5	4	3	2	1
D				
C				
B				
A				
Default Group-CLKGEN				
			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007		Sheet 54 of 94		
5	4	3	2	1

<< Kennedy_Zhang >>

5	4	3	2	1
D				
C				
B				
A				
Default Group-CLKGEN				
			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007		Sheet 55 of 94		


<< Kennedy_Zhang >>

Main Board SW & LED



Default Group-CLKGEN		Title :SW/LED	
ASUSTek COMPUTER INC		Engineer: Miller Liu	
Size	Project Name	Rev	
B	T12EG	2.0	
Date: 11/13/2007	Sheet	56	of 94

<< Kennedy_Zhang >>



Default Group: CLKGEN

ASUS		Title :DISCHARGE	
ASUSTeK COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name	Rev	
Custom	T12EG	2.0	
Date: 11/13/2007	Drawn: 97	of	98

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

Default Group-CLKGEN



Title : NULL

ASUSTeK COMPUTER INC

Engineer: Miller Liu

Size	Project Name	Rev
A	T12Eg	2.0


Date: 星期二, 二月 13, 2007Sheet 58 of 94

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
Default Group-CLKGEN																								
										Title : NULL														
ASUSTeK COMPUTER INC										Engineer: <i>Miller Liu</i>														
Size		Project Name																		Rev				
A		T12Eg																		2.0				
Date: 星期二, 二月 13, 2007										Sheet					59 of					94				
5					4					3					2					1				

<< Kennedy_Zhang >>

DC-IN




For Battery

Single Battery

BAT1_CNT1#, BAT1_CNT2#,
BAT2_CNT1#, BAT2_CNT2#
don't connect to Battery
Connector.

Dual Battery


BAT1_CNT1#, BAT1_CNT2#,
BAT2_CNT1#, BAT2_CNT2#
must connect to Battery
Connector.




Note:
When we plug in or plug out the
battery, it may cause a spike to
damage the EC and gas gauge. It
needed to add these varistors to
protect those pins.

close to connector

Battery Connector




Without Battery & Pull out Adapter



Default Group-CLKGEN		Title :DCIN/Batt conn.	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 8/18/2007	Sheet	60	of 94

<< Kennedy_Zhang >>

BLUETOOTH CONNECTOR





Default Group: CLKGEN

ASUS		Title : Blue Tooth	
ASUSTek COMPUTER INC.		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 12/18/2007	Sheet	BT	of 94

<< Kennedy_Zhang >>


TPM Connector



Default Group: CLKGEN

ASUS		Title :TPM	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 11/10/2007		Sheet: 62	of 94

<< Kennedy_Zhang >>



Default Group: CLKGEN

ASUS		Title : Finger Print	
ASUSTek COMPUTER INC. NB		Engineer: Miller Liu	
Size	Project Name		Rev
Custom	T12EG		2.0
Date: 11/13/2007	Sheet 63 of 98		

<< Kennedy_Zhang >>

PCI Device	IDSEL#	REQ/GNT#	Interrupts
LAN	AD23	2	A
1394 (R5C841)	AD17	1	B
CARD READER (R5C841)	AD17	1	C
CARDBUS (R5C841)	AD17	1	D
1394 (R5C832)	AD18	1	B
CARD READER (R5C832)	AD18	1	C

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor (MAX6657)	1001100x (98)
SDVO to DVI (SIL1362A)	0111000x (70)

Default Group-CLKGEN



ASUSTeK COMPUTER INC

Title :RESOURCE

Engineer:Miller Liu

Size

Project Name

Rev

Custom

T12EG

2.0

Date: 11/13/2007

Sheet 67 of 94

<< Kennedy_Zhang >>

D

D

C

C

B

(3)

A

A

5

4

3

2

1

<< Kennedy_Zhang >>

Default Group-CLKGEN



Title : NULL

ASUSTeK COMPUTER INC

Engineer: *Miller Liu*

Size

Project Name	
--------------	--

Rev

A

T12Eg

2.0

Date: 星期二, 二月 13, 2007

Sheet

68

of

94

5	4	3	2	1
D				
C				
B				
A				
Default Group-CLKGEN				
			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007		Sheet 69 of 94		

<< Kennedy_Zhang >>

5					4					3					2					1											
D																															
C																															
B																															
A																															
Default Group-CLKGEN																															
										Title : NULL																					
ASUSTeK COMPUTER INC										Engineer: Miller Liu																					
Size		Project Name																		Rev											
A		T12Eg																		2.0											
Date: 星期二, 二月 13, 2007										Sheet		70		of		94															
5					4					3					2					1											

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet	71 of 94

<< Kennedy_Zhang >>

5	4	3	2	1
D				
C				
B				
A				
Default Group-CLKGEN				
			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007		Sheet 72 of 94		

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

Default Group-CLKGEN

			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007				
Sheet 73 of 94				

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

Default Group-CLKGEN

		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: Miller Liu	
Size	Project Name		Rev
A	T12Eg		2.0
Date: 星期二, 二月 13, 2007		Sheet	74 of 94

<< Kennedy_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

Default Group-CLKGEN

			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007				
Sheet 75 of 94				

<< Kennedy_Zhang >>

Default Group-CLKGEN		
		Title :Null
ASUSTeK COMPUTER INC		Engineer: Miller Liu
Size Custom	Project Name SANTAROSA	Rev 2.0
Date: 2007/01/13	Sheet 76 of 94	

<< Kennedy_Zhang >>

5	4	3	2	1
D				
C				
B				
A				
Default Group-CLKGEN				
			Title : NULL	
ASUSTeK COMPUTER INC			Engineer: Miller Liu	
Size	Project Name			Rev
A	T12Eg			2.0
Date: 星期二, 二月 13, 2007		Sheet 77 of 94		

<< Kennedy_Zhang >>


5					4					3					2					1				
D																								
C																								
B																								
A																								
Default Group-CLKGEN																								
															Title : NULL									
ASUSTeK COMPUTER INC															Engineer: Miller Liu									
Size A					Project Name T12Eg															Rev 2.0				
Date: 星期二, 二月 13, 2007															Sheet 78 of 94									
5					4					3					2					1				

<< Kennedy_Zhang >>


		Title : NULL	
ASUSTeK COMPUTER INC		Engineer: <i>Miller Liu</i>	
Size	Project Name		Rev
Custom	T12Eg		2.0
Date: 星期五, 二月 16, 2007		Sheet	79 of 94

<< Kennedy_Zhang >>






<< Kennedy_Zhang >>



<< Kennedy_Zhang >>


+1.25VS



Default Group: CLKGEN

ASUS			Title : POWER_IO_125VS	
-OrigNames			Engineer:	
Size	Project Name		Rev	
Custom	T12Eg ROSA		2.0	
Date:	08/11/2007	Sheet	84	of 84

<< Kennedy_Zhang >>



« Kennedy_Zhang »

Default Group: CLKGEN			
		Title : POWER_VGA_CORE & RAM	
-Originals-		Engineer:	
Size	Project Name		Rev
C	ROSA		1.1
Date	10/18/2007	Drawn	05/04/04


5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	
Default Group-CLKGEN									
				Title : NA					
<OrgName>				Engineer:					
Size		Project Name						Rev	
B		ROSA						1.1	
Date:		11/13/2007						Sheet 66 of 94	

<< Kennedy_Zhang >>

		Title : POWER_SHUTDOWN#	
<OrgName>		Engineer:	
Size Custom	Project Name T12Eg ROSA		Rev 2.0
Date: 五月 13, 2007		Sheet 87 of 94	

<< Kennedy_Zhang >>


<< Kennedy_Zhang >>




Default Group-CLKGEN	
 Title : NA	
Engineer:	
Size	Project Name
Custom	ROSA
Date: 08/13/2007	Sheet 88 of 94

<< Kennedy_Zhang >>


BATTERY IN DETECT



ADAPTER IN DETECT



+2.5VREF



U9000 & U9001 colay

Default Group-CLKGEN




Title : POWER_DETECT

Engineer:



Size Custom	Project Name T12Eg ROSA	Rev 2.0
Date: 星期日 12月 13, 2007	Sheet 90 of 94	

<< Kennedy_Zhang >>

SUSB#_PWR POWER



SUSC#_PWR POWER



Default Group: CLKGEN		Title : POWER_LOAD_SWITCH	
ASUS		Engineer:	
Size	Project Name	Rev	
Custom	T12Eg ROSA	2.0	
Date: 11/11/2007	Sheet	81	of 94

<< Kennedy_Zhang >>

Default Group-CLKGEN

		Title : POWER_PROTECT	
<OrigName>		Engineer:	
Size Custom	Project Name T12Eg ROSA		Rev 2.0
Date: 4/13/2007		Sheet 92 of 94	


<< Kennedy_Zhang >>

AC_BAT_SYS	AC_BAT_SYS	60,80,81,82,83,87,88
BAT	BAT	88
BAT_CON	BAT_CON	60,88
+2.5VREF	+2.5VREF	84,87,88,90
+3VA	+3VA	20,22,30,46,50,57,81
+5VAD	+5VAD	81,84,90
+5VO	+5VO	81,82,83,84,88,90,91
+5VSUS	+5VSUS	23,32,81,87
+5V	+5V	15,32,46,52,56,57,85,91
+5VS	+5VS	23,24,32,36,37,38,45,50,51,56,57,80,91
+3VO	+3VO	81,91,92
+3VSUS	+3VSUS	21,22,23,30,33,37,43,81
+3V	+3V	21,22,35,40,41,44,53,57,61,62,64,65,91
+3VS	+3VS	3,7,8,11,12,15,18,22,23,24,29,30,32,36,40,42,43,45,46,50,51,53,57,62,63,64,66,80,91,92
+12VSUS	+12VSUS	81,91
+12V	+12V	37,42,52,61,84,91
+12VS	+12VS	46,91
+1.8VO	+1.8VO	83,91
+1.8V	+1.8V	7,8,9,11,14,15,83,84
+1.8VS	+1.8VS	18,66,91
+0.9VS	+0.9VS	9,83
+0.9VO	+0.9VO	83
+1.05VDO	+1.05VDO	80,82
+VCCP	+VCCP	4,10,12,14,15,20,23,29,57,82
+1.5VO	+1.5VO	82
+1.5VS	+1.5VS	4,15,20,21,23,43,53,57,82
+VOCORE	+VOCORE	4,80

1.004

+1.25VSO	+1.25VS	11,15,23,84
----------	---------	-------------


FOR POWER TEST



Default Group-CLKGEN

ASUS			Title : POWER_SIGNAL	
<OrgName>			Engineer:	
Size	Project Name		Rev	
Custom	T12Eg ROSA		2.0	
Date: 10/10/2007	Sheet 89 of 94			

<< Kennedy_Zhang >>



<< Kennedy Zhang >>