




DOTHAN/ALVISO-GM(PM)/ATI M24 BLOCK DIAGRAM

SUB-BOARD



POWER



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

1

OF

61

DESCRIPTION:


BLOCK DIAGRAM


SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :


DESIGN ENGINEER :

PAGE		Content		PAGE		Content			
		M9V PAGE REF.							
1		Block Diagram		53		CHARGE			
2		Page Reference		54		BAT CONNECT			
3		Dothan Main (1)		55		PIC16C54 & PRO_CIR			
4		Dothan Power & GND (2)		56		LOAD SWITCH			
5		Cpu Cap & Debug Card		57		M24-C - VGA VCORE			
6		Clock Generator		58		』 Power Flowchart			
7		Fan & Thermal Sensor		59		Power History			
8		Alviso GM(PM)CH - Host (1)		60		Revision History			
9		Alviso GM(PM)CH - PCI-E (2)							
10		Alviso GM(PM)CH - DDR (3)							
11		Alviso GM(PM)CH - Power (4)							
12		Alviso GM(PM)CH - GND (5)							
13		GM(PM)CH Strapping							
14		M24-C - Main (1)							
15		M24-C - Memory Interface (2)							
16		M24-C - Power (3)							
17		M24-C - Straping (4)							
18		M24-C - DDR Memory A							
19		M24-C - DDR Memory B							
20		DDR2 (1)							
21		DDR2 (2)							
22		Standard DDR2 SO-DIMM							
23		DDR2 Address Termination							
24		CRT & TV OUT							
25		LCD & Inverter							
26		ICH6M - LPC & IDE (1)							
27		ICH6M - USB & PCI-E & PMIO (2)							
28		ICH6M - PWR & GND (3)							
29		Reset Circuit							
30		Azalia AD1986A							
31		PHONE JACK							
32		Audio AMP & INT SPK							
33		MIC PRE-AMP & MIC JACK & ExtCN							
34		CardBus RICOH 5C841/PCI_B							
35		CardBus RICOH 5C841/PCI_A							
36		CardBus RICOH 5C841/PCI_C							
37		Cardbus & CardReader & PwrSw							
38		LAN RealTek-RTL8101L							
39		LAN IO & MDC							
40		MiniPCI							
41		HDD CN & CDROM CN							
42		SM_BUS & RTC CN							
43		4*USB2.0 Conn							
44		DCIN JACK & FWH & TPM							
45		Keyboard Controller (M3885)							
46		LEDs & Internal KB & TP							
47		Audio DJ							
48		VCORE							
49		SYSTEM							
50		2.5V & 1.5V & 1.8V & 1.05V							
51		1.5VA & DDR2 & 3VALWAYS_P							
52		BATLOW/SD#							













CPU VCCORE Decoupling Capacitor








ER 1.1 -> PR 2.0



SR 1.0 -> ER 1.1



For MDC



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

5

OF

61


DESCRIPTION:

CPU CAPS& DEBUG CARD

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

[illegible]


BSEL1	BSEL0	HOST CLOCK
FSLB	FSLC	
0	1	100 (DEFAULT)
0	0	133

Clock Signal	Termination Value
CLK_CPU_BCLK	R352 2 49.9Ohm
CLK_CPU_BCLK#	R351 1 2 49.9Ohm
CLK_MCH_BCLK	R350 1 2 49.9Ohm
CLK_MCH_BCLK#	R349 1 2 49.9Ohm
DREFCLK	R286 1 2 49.9Ohm
DREFCLK#	R285 1 2 49.9Ohm
CLK_PCIE_ICH	R291 2 1 49.9Ohm
CLK_PCIE_ICH#	R288 1 2 49.9Ohm
CLK_MCH_3GPLL	R348 2 1 49.9Ohm
CLK_MCH_3GPLL#	R347 1 2 49.9Ohm
CLK_PCIE_PEG	R931 1 2 49.9Ohm
CLK_PCIE_PEG#	R932 1 2 49.9Ohm

PR 2.0 -> PR 2.1

REVISION	DATE	DESCRIPTION	SCHEMATIC FILE NAME	DESIGN ENGINEER
2.1	Thursday, September 08, 2005	CLOCK GENERATOR	<Doc>	

FAN



PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

FAN & THERMAL SENSOR

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.1






SHEET

7

OF

61

LIBRARY DATE :



915 PM P/N is 02-010000791
915 GM P/N is 02-010002640




PROJECT: M9V



REVISION: 2.1
DATE: Thursday, September 08, 2005
SHEET: 8 OF 61

DESCRIPTION:
Alviso GM(PM)CH - HOST (1)

SCHEMATIC FILE NAME : <Doc>
LIBRARY DATE :

DESIGN ENGINEER :





PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

Alviso GM(PM)CH - DDR (3)

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.1


SHEET

10

OF

61

LIBRARY DATE :



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

11

OF

61

DESCRIPTION:


Alviso GM(PM)CH - POWER (4)

SCHEMATIC FILE NAME : <Doc>


LIBRARY DATE :

DESIGN ENGINEER :


CFG5 : DMI x2 Select
LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG8 : PCI-X POWER SAVING
LOW = PCI-X Power Saving
HIGH = (Default)




CFG18 : GMCH core VCC SELECT
LOW = 1.05V (Default)
HIGH = 1.5V




CFG12 : XOR/ALL Z test straps
CFG13 : XOR/ALL Z test straps
LOW LOW = Reserved
LOW HIGH = XOR Mode Enabled
HIGH LOW = All Z Mode Enabled
HIGH HIGH = Normal Operation (Default)




CFG6 : DDR vs DDR2 select
LOW = DDR2
HIGH = DDR (Default)




CFG9 : PCI Express Graphic Lane Reversal
LOW = Reverse Lane
HIGH = Normal Operation (Default)




CFG19 : CPU VTT SELECT
LOW = 1.05V (Default)
HIGH = 1.2V




CFG7 : CPU Strap
LOW = Reserved
HIGH = Dothan (Default)



CFG16 : FSB Dynamic ODT
LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)



CFG20 : SDVO Present
LOW = No SDVO device present (Default)
HIGH = SDVO device present



CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown
resistors.

SDVOCRTL_DATA LOW = No SDVO device present (Default)



PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

GMCH Strapping

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.1



SHEET

13


OF

61

LIBRARY DATE :



VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+1.8VS
2.5V	+1.8VS	GND



Reserve for memory clk SS



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

15

OF

61


DESCRIPTION:

M24-P - MEMORY INTERFACE (2)

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



OPTION STRAPS



GPIO[0:13] : Internal PD

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disable for mobile mode 1: Tx de_emphasis enable	0
PCIE_MODE(1.0)	GPIO(3:2)	00: PCI Express 1.0A mode 01: Kyrene-compatible mode 10: PCI Express 1.0 mode 11: PCI Express 1.0A mode and short-circuit internal	00
B_PTX_IEXT	GPIO4	0: normal mode 1: extra current in Tx output stage	0
FORCE_COMPLIANCE	GPIO5	Force chip to go to compliance state quickly for test purposes	0
B_PPLL_BW	GPIO6	0: Full PLL Bandwidth 1: Reduce PLL Bandwidth	0
DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9.13.11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45D8011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	0000
	DVPDATA_20	0: Slave VIP host port device peesent 1: No slave VIP host port device	0

M26: GPIO11 is memory aperture (0=128M 1=256M)



PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

M22-P - STRAPING (4)

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.1



SHEET

17


OF

61


LIBRARY DATE :



ALLOW FOOTPRINTS FOR DIFFERENTIAL MEMORY CLOCKS TERMINATING R/C COMPONENTS PLACED CLOSE TO THE MEMORIES INSTALL WITH 56R/470PF AS DEFAULT



PLACED CLOSE TO THE M24-P(U61)



Samsung 03-15124E011
Hynix 03-15124E120



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

18

OF

61



DESCRIPTION:

M24-C - DDR MEMORY A



SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



ALLOW FOOTPRINTS FOR DIFFERENTIAL MEMORY CLOCKS TERMINATING R/C COMPONENTS PLACED CLOSE TO THE MEMORIES INSTALL WITH 56R/470PF AS DEFAULT



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

19

OF

61


DESCRIPTION:

M24-C - DDR MEMORY B

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET 21

OF 61



DESCRIPTION:

DDR2 (2)


SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :


DESIGN ENGINEER :



TV OUT



CRT Connector





PROJECT: M9V

REVISION	DATE: Thursday, September 08, 2005		
2.1	SHEET	24	OF 61



DESCRIPTION:	CRT & TV OUT
--------------	--------------

SCHEMATIC FILE NAME :	<Doc>
LIBRARY DATE :	

DESIGN ENGINEER :



PLACED CLOSE TO CN8



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

25

OF

61


DESCRIPTION:

LCD & INVERTER

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



MEMORY ID TABLE	MEM_ID0 GPIO33	MEM_ID1 GPIO34	MEM_ID2 GPIO24
ON BOARD 256 MB	0	0	1
ON BOARD 512 MB	1	0	1

ICH6-M P/N is 02-010004402



PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

ICH6M - LPC & IDE (1)

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.1


SHEET


26


OF







61

LIBRARY DATE :









PROJECT: M9V

REVISION
2.1

DATE: Thursday, September 08, 2005





SHEET 30 OF 61

DESCRIPTION:
AZALIA AD1986A

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: M9V

REVISION
2.1

DATE: Thursday, September 08, 2005

SHEET 31 OF 61


DESCRIPTION:
AUDIO AMP & INT SPK

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

JACK_IN#	OPTIC_HP#	
L	H	SPDIF
L	L	LINE OUT
H	H	NO CONNECT



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

32

OF

61

DESCRIPTION:


PHONE JACK

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :





DESIGN ENGINEER :

MIC PreAmp & Mic Jack



External Modules

Bluetooth Module CN






PROJECT: M9V	REVISION	DATE: Thursday, September 08, 2005	DESCRIPTION: MIC PRE AMP & MIC JACK & Ext CN	SCHEMATIC FILE NAME : <Doc>	DESIGN ENGINEER :
	2.1	SHEET 33 OF 61			

- [1] NOT INSTALLED
 [2] AS CLOSE AS POSSIBLE TO DEVICE TERMINALS.
 [3] CLK LINES : SHIELDED BY GND. (RECOMMENDED)
 [4] R5C851 and R5C821 OPTIONS. (For R5C841 or R5C811, these parts are NOT installed.)
 [5] R5C851 and R5C841 OPTIONS. (For R5C821 or R5C811, these parts are NOT installed.)


MDIO01--> MS Card Detect
 MDIO03--> SD Write Protect
 MDIO04--> SD Card Power0 Control/
 MS Power Control
 MDIO07--> SD External Clock/
 MS External Clock
 MDIO08--> SD Command/MS Bus State
 MDIO09--> SD Clock/MS Clock
 MDIO10--> SD Data 0/MS Data 0
 MDIO11--> SD Data 1/MS Data 1
 MDIO12--> SD Data 2/MS Data 2
 MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#
 MDIO05--> SD Power Control 1 / xDWP
 MDIO06--> xD/MS/SD LED Control
 MDIO14--> xD Data
 MDIO15--> xD Data
 MDIO16--> xD Data
 MDIO17--> xD Data
 MDIO18--> xD CLE
 MDIO19--> xD ALE




SHIELD GND [3]
 *CLOCK LINE
 FOR CARDBUS
 MODE

Layout of USB2.0(480MHz) signals (USBDP / USBDM / IORD# / IOWR#) - RECOMMENDED
 - The wire of USB signals should be designed on outside layers of PCB.
 - It is better with no via-hole and short wire for USB signals.
 * Please refer to HighSpeed USB Platform Design Guide lines Rev 1.0 (INTEL).



Ricoh suggests USBDP/USBDM & IORD#/IOWR#
 - Layout on top or bottom layer
 - No via-hole
 - 90 ohm impedance control required





PROJECT: M9V

REVISION
 2.1
 DATE: Thursday, September 08, 2005
 SHEET 35 OF 61

DESCRIPTION:
 CardBus RICOH R5C841/PCI_A

SCHEMATIC FILE NAME : <Doc>
 LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: M9V

REVISION
2.1

DATE: Thursday, September 08, 2005

SHEET 36 OF 61


DESCRIPTION:
CardBus RICOH R5C841/PCI_C

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :


DESIGN ENGINEER :

Transformer




MDC Connector

FOR MDC




RJ11/RJ45 Connector



27,34,38 AD[0:31]

AD[0:31]



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

40

OF

61

DESCRIPTION:


MiniPCI

SCHEMATIC FILE NAME : <Doc>


LIBRARY DATE :

DESIGN ENGINEER :

ODD Connector



HDD Connector



PROJECT: M9V

REVISION

2.1

DATE: Thursday, September 08, 2005

SHEET

41

OF

61

DESCRIPTION:


HDD & CDROM CN

SCHEMATIC FILE NAME : <Doc>



LIBRARY DATE :

DESIGN ENGINEER :


SM BUS



RTC Connector



POWER



PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

2.0

SHEET 42 **OF** 61






DESCRIPTION:

SM_BUS & RTC CN

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

4*USB2.0 CN

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

2.1

SHEET


43

OF


61

TPM 1.2 Infineon


ER 1.1 -> PR 2.0



DCIN JACK



FWH



PROJECT: M9V

REVISION
2.1

DATE: Thursday, September 08, 2005

SHEET
44

OF
61


DESCRIPTION:
DCIN Jack & FWH

SCHEMATIC FILE NAME : <Doc>


LIBRARY DATE :

DESIGN ENGINEER :


Internal Keyboard




TP




LEDs




Power On




Battery Charging






Storage Access



Wireless Enabling



Audio DJ Enable



PROJECT: M9V






REVISION
2.1

DATE: Thursday, September 08, 2005
SHEET 46 OF 61

DESCRIPTION:
LEDs & Internal KB TP

SCHEMATIC FILE NAME : <Doc>
LIBRARY DATE :

DESIGN ENGINEER :



PROJECT: M9V

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.1

SHEET


47


OF


61





AUDIO DJ


LIBRARY DATE :






















95 DEGREE C THERMAL PROTECTION PLACE UNDER CPU

R754==> 23.3k==>95 degree c
R754==> 33.2k==>80 degree c











POWER REVISION HISTORY

PAGE 41
PAGE 42
PAGE 42
PAGE 42
PAGE 42
PAGE 43
PAGE 43
PAGE 43
PAGE 43
PAGE 44
PAGE 45
PAGE 46
PAGE 46
PAGE 48
PAGE 48
PAGE 48
PAGE 49
PAGE 49



PROJECT: M9

REVISION

DATE: Thursday, September 08, 2005

DESCRIPTION:

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

1.0

SHEET

59

OF

61

POWER_HISTORY

LIBRARY DATE :

REVISION HISTORY

SR -> ER	Page5,Page7,Page9,Page14,Page25,Page26,Page27,Page30 Page37,Page39,Page43,Page45,Page46,Page47
	AUDIO CODEC REALTEK ALC880 ---> ADI AD1986A RENAME ADD U70, DEL C396, CHANGE CN21 3P--->4P, CHANGE U54 ADT7460--->ADT7473, CHANGE CN13, DEL R768, DEL R774, CHANGE CN10(P1<->P12), CHANGE CN3(P5<->P7), ADD U71, R881, R882, R883, C840, U72, R884, R885, R886, C841 DEL R267, ADD R887, R888, C842 ADD U32.P2 R889, R890, R891, DJ SW# -> U12.P76 ADD R892, R893, R894, R895, R896, R897, R898 ADD R899, R900, R901, R902 ADD R903, R904, R905
ER -> PR	Page5,Page6,Page7,Page14,Page25,Page26,Page27,Page28 Page32,Page33,Page37,Page43,Page44,Page45,Page46 Page47
	ADD R906 ADD R907, R908, R909, C843, U75, R913 CHANGE U47 +5VS TO +3VS ADD SPDIF Circuit ADD R914, R915, R916, R917, Q121 ADD TPM Circuit, R919, R920, R921, R922 ADD R923, R924, R925 CHANGE C267, C271 12PF/50V--->33PF/50V ADD Q118, R701 CONNECT TO Vcore ADD D67, R926, R927, R928 CHANGE PCB ID0~2 CHANGE R521, R523, R524, R525, R887 CHANGE CN6 13P--->14P, CN11 +3VS--->+3VALWAYS
PCB P/N	MAIN BOARD 08-29MV0020I,08-29MV0020W INSTANT KEY BOARD 08-29MV01207,08-29MV0120P AUDIO DJ BOARD 08-29MV02207,08-29MV0220P MIC BOARD 08-29MV03207,08-29MV0320P

POWER INTERFACE

SIGNALS	TYPE	POWER
CLK_EN#	I	+3V
PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
CPU_VRON	O	+3V
VRM_PWRGD	I	+3V
CPU_STP#	O	+3V
CHG_LED	I	+3V
RST_BTN#	O	+3V
OTP_RESET#	I	+3V
SHUT_DOWN#	I	+3V
+V5_LCM	PWR	+5V
PM_SLPDLY_S3#	O	+3V
PM_SLP_S4#	O	+3V
BAT_LEARN	I	+3V
BAT_LLOW#_OC	I	+3V
BAT1_IN#_OC	I	+3V
BAT2_IN#_OC	I	+3V
ACIN_OC	I	+3V
CHG_EN_OC	I	+3V
PM DPRSLPVR	O	+3V
ACIN_3VA	I	+3V
+5VAO	PWR	+3V
EN_+3VALWAYS	O	+3V
AC_BAT_SYS	PWR	DC
A/D_DOCK_IN	PWR	DC
SMCLK_BAT1	IO	+3V
SMDATA_BAT1	IO	+3V
SMCLK_BAT2	IO	+3V
SMDATA_BAT2	IO	+3V
BAT_LOW#	I	+5VLCM
1.5V_PWRGD	I	+3V
1.8V_PWRGD	I	+3V

POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	0.7 - 1.77V	27A
+VCCP	1.05 - 1.2V	3.32A
+VCC_GMCH	1.05V	3.9A
+0.9VS	1.25V	2.28A
+1.5VS	1.5V	4.69A
+1.5VA	1.5V	270 mA
+1.8V	1.8V	7.89A
+1.8VS	1.8V	3.2A
+2.5VS	2.5V	200 mA
+3VS	3.3V	2.69A
+3V	3.3V	2.17A
+3VA	3.3V	435 mA
+5VS	5V	5.37A
+5V	5V	4.3A
+12V	12V	50 mA
+12VS	12V	10 mA
ATI_+VCORE	1.0V - 1.2V	8 A
+1.2VSP	1.2V	1.5 A

IMPEDENCE

Single-Ended

27.4 OHM WIDTH
TOP/IN3/BOT 14 mils
IN1/IN2 16.5 mils
37.5 OHM WIDTH
TOP/IN3/BOT 8.5 mils
IN1/IN2 10 mils
42 OHM WIDTH
TOP/IN3/BOT 7 mils
IN1/IN2 8.5 mils
55 OHM WIDTH
TOP/IN3/BOT 4 mils
IN1/IN2 4.5 mils
60 OHM WIDTH
TOP/IN3/BOT 3 mils
IN1/IN2 4 mils

Differential

70 OHM WIDTH/SPACE
TOP/IN3/BOT 8 mils/ 5 mils
IN1/IN2 8 mils/ 4.5 mils
90 OHM WIDTH/SPACE
TOP/IN3/BOT 5 mils/ 8 mils
IN1/IN2 5 mils/ 6 mils
100 OHM WIDTH/SPACE
TOP/IN3/BOT 4 mils/ 9 mils
IN1/IN2 4.5 mils/ 7.5 mils

PCI INTERFACE

PCI_REQ#

LAN	PCI_REQ#1
CB&1394	PCI_REQ#2
MINIPCI	PCI_REQ#3

IDSEL

LAN	PCI_AD16
CB&1394	PCI_AD17
MINIPCI	PCI_AD19

PCB STACK-UP

PCB THICKNESS: 1.2 mm

- L1 TOP
- L2 GND1
- L3 IN1
- L4 IN2
- L5 VCC
- L6 IN3
- L7 GND2
- L8 BOT

SIGNAL	IN:	VR_VID0 - 5 PM DPRSLPVR STP_CPU# PM_PSI# IMVP_VR_ON
	OUT:	DELAY_VR_PWRGD VR_PWDGD_CK410#
POWER	IN:	AC_BAT_SYS +5V0 +3V0
	OUT:	+VCORE

SIGNAL	IN:	SUSC#_PWR VSUS_ON
POWER	IN:	AC_BAT_SYS
OUT:	+12V0 +3V0 +5V0	

SIGNAL	IN:	SUSB#_PWR SUSC#_PWR	PAGE 43
POWER	IN:	AC_BAT_SYS +3V0	
	OUT:	+1.8V +1.5V +2.5V +VCC_GMCH_CORE +5VALWAYS +3VALWAYS	

PAGE 44

SIGNAL	IN:	SUSB#_PWR
	OUT:	VCC_MCH_VRPWRGD IMVP_VR_ON
POWER	IN:	+3VA +3V +1.8V +VCC_GMCH_CORE
	OUT:	+0.9VS +1.5VA +VCCP



PROJECT: M9V

REVISION	DATE: Thursday, September 08, 2005
1.1	SHEET 60 OF 61

DESCRIPTION: REVISION HISTORY

SCHEMATIC FILE NAME :	<Doc>
LIBRARY DATE :	

DESIGN ENGINEER :