


F9E SCHEMATIC Revision 2.02


[illegible]

<Variant Name>



<< Kennedy_Zhang >>

F9E BLOCK DIAGRAM



<< Kennedy_Zhang >>

<Variant Name>		Title : BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer:	
Site	Project Name	Rev	
Custom	F9E	2.00	
Date: 2007.05.28	Sheet 2 of 94		

EC-IT8511 GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	LCD_BL_PWM	
33	PWM1/GPA1	FAN_PWM	
36	PWM2/GPA2	BAT1_CNT1#	I
37	PWM3/GPA3	BAT2_CNT1#	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	BATSEL_3S#	O
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRLL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	
164	SMDAT0/GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RCIN#	O
165	GPB7	THRO_CPU	O
47	CLKOUT/GPC0	N/A	
169	SMCLK1/GPC1	SMB1_CLK	O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	PWRLIMIT#	O
172	TMR10/WUI2/GPC4	ACIN_OC#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	EC_IDE_RST#	O
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4//GPD2	BUF_PLT_RST#	
31	ECSCI#/GPD3	EXT_SCI#	O
41	GPD4	RF_ON_SW#	O
42	GINT/GPD5	PM_SLP_IM#	O
62	TACH0/GPD6	FAN0_TACH	
63	TACH1/GPD7	COLOREN#	I
87	ADC4/GPE0	BLUETOOTH#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	MARATHON#	I
90	ADC7/GPE3	DISTP#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	BAT2_IN_OC#	I
24	LPCPD#/WUI6/GPE6	WLAN_SW#	I
25	CLKRUN#/WUI7/GPE7	ME_ALERT#	
110	PS2CLK0/GPF0	NC/PS2CLK0	O
111	PS2DAT0/GPF1	NC/PS2DAT0	I/O
114	PS2CLK1/GPF2	DVD/CD_ON#	I
115	PS2DAT1/GPF3	TV_ON#	I
116	PS2CLK2/GPF4	TP_CLK	O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	SLOT_ON# ??	I
119	PS2DAT3/GPF7	INSTANT_ON#	I
113	FA16/GPG0	FA16_SWAP	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	FA19 BAT2_IN_OC#	O
3	FA20/GPG4	LID_EC#	I
4	FA21/GPG5	BAT2_IN_OC#	I
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_OD	I
55	GPH2	CPUPWR_GD	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_EC#	O
75	GPH5	SUSB_EC#	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GP10	ICH8_PWROK	O
149	GP11	ALL_SYS_PWRGD	I
152	GP12	BAT1_CNT2#	O
155	GP13	CHG_EN#	O
156	GP14	PRECHG	O
168	GP15	EC_CLK_EN	O
174	GP16	BAT_LEARN	O

SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor(MAX6657)	1001100x (98)
VGA Thermal IC(G781-1)	1001101x (9A)

ICH8M_GPIO



Pin.	Default	Use As	Signal Name	Power	Mux
GPIO 00	i	GPI	PM_BMBUSY#	+3VS	BM_BUSY#
GPIO 01	i	GPI	BT_DET#	+3VS	ACH1
GPIO [5:2]	i ^{h-z}	GPI	PCI_INT[H:E]#	+3VS	PRQ[H:E]#
GPIO 06	i	GPO	BIOS_REC_? (TP)	+3VS	ACH2
GPIO 07	i	GPO	802_LED_EN	+3VS	ACH3
GPIO 08	i	GPI	EXTSM#	+3VSUS	NA
GPIO 09	i ^{h-z}	GPO	LAN_WOL_EN_? (TP)	+3VSUS	LAN_EN
GPIO 10	i ^{h-z}	GPO	RST#_NEWCARD	+3VSUS	ALERT#
GPIO 11	Nat ^{h-z}	Native	SMB_ALERT#	+3VSUS	SMB_ALERT#
GPIO 12	i	GPI	KBC_SCI#	+3VSUS	SLAN_DOCK#
GPIO 13	Nat	GPI	N/A	+3VSUS	ENERGY_DETECT
GPIO 14	i ^{h-z}	GPI	N/A	+3VSUS	NETOVERRIDE
GPIO 15	Nat	Native	STP_PCI#	+3VSUS	STP_PCI#, No-GPIO in Mobile
GPIO 16	Nat	Native	PM_DPRSPLVR	+3VS	DPRSPLVR
GPIO 17	i	GPO	WLAN_ON#	+3VS	ACH6
GPIO 18	O ^{req}	GPO	N/A	+3VS	NA
GPIO 19	i	GPO	CPU_SELECT	+3VS	SATA1GP
GPIO 20	O	GPO	BT_LED_EN	+3VS	NA
GPIO 21	i	GPI	CPPE#_DET	+3VS	SATA0GP
GPIO 22	i	GPI	N/A	+3VS	LOCK
GPIO 23	Nat	Native	N/A	+3VS	IRQ1#
GPIO 24	O ^{h-z}	GPO	MSK_PCIRST	+3VSUS	CLKREQ0(MEM_LED), Not Cleared by CF9h RST event.
GPIO 25	Nat	Native	STP_CPU#	+3VS	STP_CPU#, No-GPIO in Mobile
GPIO 26	Nat	GPO	CPPE_EN	+3VSUS	SA_STATE#
GPIO 27	O	GPO	BT_ON#	+3VSUS	DRT_STATE#
GPIO 28	O	GPO	CB_SD#_? (TP)	+3VSUS	DRT_STATE#
GPIO 29	Nat	Native	USB_OC#5	+3VSUS	OC#5
GPIO 30	Nat	Native	USB_OC#6	+3VSUS	OC#6
GPIO 31	Nat	Native	USB_OC#7	+3VSUS	OC#7
GPIO 32	O	Native	PM_CLKRUN#	+3VS	CLKRUN#, No-GPIO in Mobile
GPIO 33	O	GPO	N/A	+3VS	ADA_DOCK_EN#
GPIO 34	O	GPO	N/A	+3VS	ADA_DOCK_RST#
GPIO 35	O	GPO	SATACLKREQ#_? (TP)	+3VS	SATACLKREQ#
GPIO 36	i	GPO	EMAIL_LED#_? (TP)	+3VS	SATA2GP
GPIO 37	i	GPI	PCB_ID0	+3VS	SATA3GP
GPIO 38	i	GPI	PCB_ID1	+3VS	BLOAD

Pin	Default	Use As	Signal Name	Power	Mux
GPIO 39	i	GPI	PCB_ID2	+3VS	BDATAOUT#
GPIO [40:43]	Nat	Native	USB_OC[4:1]#	+3VSUS	OC[4:1]#
GPIO [47:44]	n/a	N/A	N/A	N/A	No implement
GPIO 48	i	Native		+3VS	SDATAOUT#
GPIO 49	Nat	Native	H_PWRGD	+VCORE	CPUPWRGD
GPIO 50	Nat	Native	PCI_REQ1#	+5VS	REQ1#
GPIO 51	Nat	Native	PCI_GNT1#	+3VS	GNT1#
GPIO 52	Nat	Native	PCI_REQ2#	+5VS	REQ2#
GPIO 53	Nat	Native	PCI_GNT2#	+3VS	GNT2#
GPIO 54	Nat	Native	PCI_REQ3#	+5VS	REQ3#
GPIO 55	Nat	Native	PCI_GNT3#	+3VS	GNT3#

<Variant Name>

ASUS		Title : Schematic Info.	
ASUSTek COMPUTER INC		Engineer: <OrgAdd1>	
Size	Project Name		Rev
Custom	F9E		2.00
Date: 4/15/2007		Sheet	3 of 94

<< Kennedy_Zhang >>




ASUS
ASUSTeK COMPUTER INC.
Title : MEROM CPU (2)
Engineer:
Size Project Name Rev
Custom F9E 2.02
Date: 2007.08.25.2007 Sheet 5 of 94


« Kennedy_Zhang »

Place on L1/L8, upper/lower side of inside socket, according intel layout suggestion.

44A for Merom



+VCCP Decoupling Capacitor (Place near CPU)





Decoupling guide from INTEL


VCCORE 22uF/10V * 32pcs
330uF/2V * 6pcs
VCCP 0.1uF * 6pcs for CPU
150uF * 1pcs for CPU

Optimize it!_0907

Thermal Sensor




Sub-SYS=CPU CAP



Sub-SYS=FAN


Sub-SYS=FAN



-Variant Names-

ASUS		CPU CAP, Thermal Sensor	
ASUSTeK COMPUTER INC.		Title :	
Size		Engineer:	
Custom		F9E	
Date: 8月25, 2007		Sheet 6 of 94	
		Rev 2.02	

« Kennedy_Zhang »




<< Kennedy_Zhang >>

4 H_D#[63:0] H_D#[63:0]

4 H_A#[35:3] H_A#[35:3]


RCOMP

For Calibrating the FSB I/O Buffer





SCOMP

For Slow Rate Compensation on the FSB



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



U0801A

H_D#0	E0	H_D#0
H_D#1	G2	H_D#1
H_D#2	G7	H_D#2
H_D#3	M0	H_D#3
H_D#4	H7	H_D#4
H_D#5	H3	H_D#5
H_D#6	G4	H_D#6
H_D#7	F3	H_D#7
H_D#8	N8	H_D#8
H_D#9	H2	H_D#9
H_D#10	M10	H_D#10
H_D#11	N12	H_D#11
H_D#12	N5	H_D#12
H_D#13	H5	H_D#13
H_D#14	E13	H_D#14
H_D#15	K9	H_D#15
H_D#16	M2	H_D#16
H_D#17	W10	H_D#17
H_D#18	Y8	H_D#18
H_D#19	V4	H_D#19
H_D#20	M3	H_D#20
H_D#21	J1	H_D#21
H_D#22	N2	H_D#22
H_D#23	N3	H_D#23
H_D#24	W8	H_D#24
H_D#25	N0	H_D#25
H_D#26	Y7	H_D#26
H_D#27	Y3	H_D#27
H_D#28	P4	H_D#28
H_D#29	W3	H_D#29
H_D#30	N1	H_D#30
H_D#31	N11	H_D#31
H_D#32	AD12	H_D#32
H_D#33	AE3	H_D#33
H_D#34	AD9	H_D#34
H_D#35	AC9	H_D#35
H_D#36	AC7	H_D#36
H_D#37	AC14	H_D#37
H_D#38	AD11	H_D#38
H_D#39	AC11	H_D#39
H_D#40	AB2	H_D#40
H_D#41	AD7	H_D#41
H_D#42	AB1	H_D#42
H_D#43	Y3	H_D#43
H_D#44	AO9	H_D#44
H_D#45	AE2	H_D#45
H_D#46	AC5	H_D#46
H_D#47	AJ9	H_D#47
H_D#48	AH8	H_D#48
H_D#49	AD7	H_D#49
H_D#50	AE11	H_D#50
H_D#51	AE9	H_D#51
H_D#52	AE11	H_D#52
H_D#53	AJ5	H_D#53
H_D#54	AH5	H_D#54
H_D#55	AJ8	H_D#55
H_D#56	AJ7	H_D#56
H_D#57	AJ2	H_D#57
H_D#58	AE5	H_D#58
H_D#59	AJ0	H_D#59
H_D#60	AH2	H_D#60
H_D#61	AH2	H_D#61
H_D#62	AH13	H_D#62
H_D#63		H_D#63

HOST


H_A#3	J13	H_A#3
H_A#4	B11	H_A#4
H_A#5	C11	H_A#5
H_A#6	M11	H_A#6
H_A#7	C15	H_A#7
H_A#8	F18	H_A#8
H_A#9	L13	H_A#9
H_A#10	G17	H_A#10
H_A#11	C14	H_A#11
H_A#12	K18	H_A#12
H_A#13	B13	H_A#13
H_A#14	L16	H_A#14
H_A#15	L17	H_A#15
H_A#16	B14	H_A#16
H_A#17	K19	H_A#17
H_A#18	P15	H_A#18
H_A#19	R17	H_A#19
H_A#20	B16	H_A#20
H_A#21	L20	H_A#21
H_A#22	L19	H_A#22
H_A#23	M17	H_A#23
H_A#24	M17	H_A#24
H_A#25	M16	H_A#25
H_A#26	A19	H_A#26
H_A#27	B18	H_A#27
H_A#28	C19	H_A#28
H_A#29	B17	H_A#29
H_A#30	R15	H_A#30
H_A#31	E17	H_A#31
H_A#32	C18	H_A#32
H_A#33	A19	H_A#33
H_A#34	B18	H_A#34
H_A#35	M19	H_A#35
H_A#36		H_A#36
H_A#37		H_A#37
H_A#38		H_A#38
H_A#39		H_A#39
H_A#40		H_A#40
H_A#41		H_A#41
H_A#42		H_A#42
H_A#43		H_A#43
H_A#44		H_A#44
H_A#45		H_A#45
H_A#46		H_A#46
H_A#47		H_A#47
H_A#48		H_A#48
H_A#49		H_A#49
H_A#50		H_A#50
H_A#51		H_A#51
H_A#52		H_A#52
H_A#53		H_A#53
H_A#54		H_A#54
H_A#55		H_A#55
H_A#56		H_A#56
H_A#57		H_A#57
H_A#58		H_A#58
H_A#59		H_A#59
H_A#60		H_A#60
H_A#61		H_A#61
H_A#62		H_A#62
H_A#63		H_A#63


4 H_REQ#[4:0] H_REQ#[4:0]

<Variant Name>

ASUS		Title : 965GM - CPU (1)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	2.02
Custom	F9E		
Date: 8/11/2007		Sheet	8 of 84


<< Kennedy_Zhang >>





<< Kennedy_Zhang >>


NOTE: 0.1uF caps in 1.5VS_XPLL need to be located as edge caps within 200 mils.




ASUS		Title : 965GM-POWER (5)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date: 8/8/2007	Sheet 12	of 54	


« Kennedy_Zhang »


HIGH = LANES REVERSED



Standard Type








- M_A_A[0..13] 10,14
- M_A_BS[0..2] 10,14
- M_B_BS[0..2] 10,15
- SCKE[0..3] 9,14,15
- ODT[0..3] 9,14,15


+0.9VS through JP8300 to +0.9V0



ASUS		Title : DDR2 ADDR TERM	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	2.00
Custom	F9E	Date	Rev 26 2007
Sheet		16 of 94	


<< Kennedy_Zhang >>

LCD Power




BIOS
LCD_BACKOFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.

<Variant Name>





<< Kennedy_Zhang >>

MDC CON.



TP1 voltage spec: 4.8V~5.3V

HDMI CON.









Note:
1. L1901, L1902, L1903: For EMI. (default=0 ohm)
2. HDMI_DDCLK, HDMI_DDCDATA: +5V tolerant pins of SI11392.

ASUSTek COMPUTER INC.	
ASUS	
Title	
MDC, HDMI CON	
Size	
Custom	
Date	
Rev	
2.02	


<< Kennedy_Zhang >>

<< Kennedy_Zhang >>



Variant Name		Title : B/I, F/P & TPM	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007	Sheet	21	of 65

<< Kennedy_Zhang >>





<< Kennedy_Zhang >>

[illegible][illegible]

		Title : HDD & CDROM	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name F9E	Rev 2.02	
Date: 星期日, 五月 25, 2007		Sheet 23 of 94	

<< Kennedy_Zhang >>

+SUS_USB:
+3VSUS for 06G016071010,SN74CB3Q3306APWR,cost=H
+5VSUS for 06G004195011,SN74CBTD3306PWR,cost=L




USB_PWRSEL
Select Enable (H)/ Disable (L)
USB Port Charging Function on S4/ S5

GPIO6
Select Enable (H)/ Disable (L)
USB Port Power Interrupt




<Variant Name>

ASUS		Title : USB PORTS	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 2007.05.28		Sheet 24 of 34	


<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



- USB 0 USB Conn.
- USB 1 USB Conn.
- USB 2 Camera
- USB 3 Finger Printer
- USB 4 Bluetooth
- USB 5 Card Reader
- USB 6 Newcard
- USB 7 USB Conn.
- USB 8 NC
- USB 9 WWAN




ASUS Title : IC8-M (2)

ASUSTAK COMPUTER INC. Engineer:

Size Project Name Custom F9E

Date: 2007.05.25.2007 Sheet 26 of 64

<< Kennedy_Zhang >>



A1 setting,
Low(default):
address=0x70
High:
Address=0x72

pin13 (LA2) setting,
High(default):
address=0x72

Pin4: 8 (default)-->32C-coupled mode, 1-->32C-coupled mode.
Pin3: 8 -->enable pre-emphasis, 1 (default)-->disable pre-emphasis.

ASUS		Title : HDMI	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date: 2015.12.25.2017		Sheet	30 of 34

<< Kennedy_Zhang >>

	A	B	C	D	E
1					
2					
3					
4					
5					

		Title : EMPTY	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F9E		2.00
Date: 星期日, 五月 28, 2007	Sheet 31 of 94		


<< Kennedy_Zhang >>

<Variant Name>		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name F9E		Rev 2.02
Date: 星期日, 五月 25, 2007		Sheet	32 of 94

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1

00: PNPCNG Access Register Pair Are 002Eh and 002Fh
 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

0: Normal
 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM

0: Disable Shared Memory with Host BIOS
 1: Enable Shared Memory with Host BIOS



ISA ROM_TSOP



8M TSOP _MXIC




ISA ROM
 P/N:05G001204043

P/N:12G182402404


For Keyboard



For Debug




PWRLMT Circuit: For 65W adaptor.




<Variant Name>

ASUS		Title : ISA_ROM&KB conn	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007	Sheet	35	of 34

<< Kennedy_Zhang >>











<< Kennedy_Zhang >>



<Variant Name>		Title : DISCHARGE	
ASUS		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007	Sheet	37	of 54


<< Kennedy_Zhang >>




ASUS		Title : KEY & LED	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007	Sheet: 38	of 54	

<< Kennedy_Zhang >>


For PWR LED




For BATTERY LED




For WireLess LED




For BT LED




For SATA/IDE LED



For Num Lock



For Cap. Lock



<< Kennedy_Zhang >>

<Variant Name>		Title : LEDs	
ASUS		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date: 2007.05.25	Sheet 39	of 84	

S		4		3		2		1	
D									
C									
B									
A									
Kennedy Zhang									
<Variant Name> ASUS ASUSTeK COMPUTER INC Size Custom Project Name F9E Date: 8/27/2007 Title : EMPTY Engineer: Rev 2.02 Sheet 46 of 64									

<< Kennedy_Zhang >>

		Title : EMPTY	
ASUSTek COMPUTER INC		Engineer:	
Size C	Project Name F9E	Rev 2.02	
Date: 2007.05.25		Sheet 41	of 94

S		4		3		2		1																					
D																													
C																													
B																													
A																													
								<Variant Name> <table><tr><td colspan="2"></td><td colspan="2">Title : EMPTY</td></tr><tr><td colspan="2">ASUSTeK COMPUTER INC</td><td colspan="2">Engineer:</td></tr><tr><td>Size</td><td colspan="2">Project Name</td><td>Rev</td></tr><tr><td>Custom</td><td colspan="2">F9E</td><td>2.00</td></tr><tr><td colspan="2">Date: 8/8/2007</td><td colspan="2">Sheet 42 of 54</td></tr></table>				Title : EMPTY		ASUSTeK COMPUTER INC		Engineer:		Size	Project Name		Rev	Custom	F9E		2.00	Date: 8/8/2007		Sheet 42 of 54	
		Title : EMPTY																											
ASUSTeK COMPUTER INC		Engineer:																											
Size	Project Name		Rev																										
Custom	F9E		2.00																										
Date: 8/8/2007		Sheet 42 of 54																											
S																													

<< Kennedy_Zhang >>

S		4		3		2		1																					
D																													
C																													
B																													
A																													
								<Variant Name> <table><tr><td colspan="2"></td><td colspan="2">Title : EMPTY</td></tr><tr><td colspan="2">ASUSTEK COMPUTER INC</td><td colspan="2">Engineer:</td></tr><tr><td>Size</td><td colspan="2">Project Name</td><td>Rev</td></tr><tr><td>Custom</td><td colspan="2">F9E</td><td>2.00</td></tr><tr><td colspan="2">Date: 8/8/2007</td><td colspan="2" rowspan="2">Sheet 43 of 54</td></tr></table>				Title : EMPTY		ASUSTEK COMPUTER INC		Engineer:		Size	Project Name		Rev	Custom	F9E		2.00	Date: 8/8/2007		Sheet 43 of 54	
		Title : EMPTY																											
ASUSTEK COMPUTER INC		Engineer:																											
Size	Project Name		Rev																										
Custom	F9E		2.00																										
Date: 8/8/2007		Sheet 43 of 54																											
S																													

<< Kennedy_Zhang >>

<Variant Name>

		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size Custom	Project Name F9E		Rev 2.02
Date: 2007.05.25		Sheet 44	of 94

S		4		3		2		1	
D									
C									
B									
A									
S									

<Variant Name>

ASUS

ASUSTeK COMPUTER INC

Size
Custom

Project Name
F9E

Date: 8/27/2007

Title : EMPTY

Engineer:


Rev
2.02

Sheet 46 of 64


Kennedy Zhang

<< Kennedy_Zhang >>


<Variant Name>			
		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F9E		2.02
Date:	星期五, 7月 25, 2007		Sheet 45 of 94



DC IN



BAT IN



<Variant Name>		Title : DC & BAT IN	
ASUS		Engineer:	
Size	Project Name		Rev
Custom	F9E		2.02
Date:	2007.07.25	Sheet	47 of 94

<< Kennedy_Zhang >>

F9E R0.1 => R0.

(Release on 3/20/07)

1. Page7: Mount R0756 For PCIE 7, 5, 3 not controlled.
2. Page27,34: For SM bus signal quality improvement.
Change R2722, R2724, R3421 & R3422 to 2.2 k ohm.
3. Page7: Change D0701,D0702 to R0733,R0734.
Because U3302 is changed from +5V to +5V_A. (No S3 leakage)
4. Page25,30: Move resistor from page 30 to page 25 for layout guide.
AC0_RDOT_HDMI : R3100-->R2537
AC0_RST#_HDMI : R3105-->R2536
ACE_SYNC_HDMI : R3103-->R2535
ACE_BCLK_HDMI : R3106-->R2534
5. P.08: Delete 0ohm R0927,R0930,R0931,R0933,R0935;
Add resistors according to Intel's MCH sighting 306022.
R0948: GVR_VID1 (Intel's MCH GFX_VID0) 22-kΩ pull-down
R0949: GVR_VID2 (Intel's MCH GFX_VID1) 22-kΩ pull-down
R0950: GVR_VID3 (Intel's MCH GFX_VID2) 22-kΩ pull-up to 3.3VS
R0951: GVR_VID4 (Intel's MCH GFX_VID3) 22-kΩ pull-down
6. P.86 GVR_VR_EN: Select option B, reserved option A.
Option A: Route GMCH GFX_VR_EN signal to graphic VR enable pin.
Add a 30-kΩ pull-up to 3.3VS and a 100-kΩ pull-down on the board on this signal.
Option B: Leave GMCH GFX_VR_EN no connect and route SLP_S# to GFX_VR_Enable pin.
6. Fixed component name:
P.04: R402 -->R0402
P.06: C63601 -->C60602
P.07: Q701A -->Q0701A.
P.34: Q9202 -->Q3402
7. Delete unused net:
P.30: HDMI_TX0P, HDMI_TX0N,
HDMI_TX1P, HDMI_TX1N,
HDMI_TX2P, HDMI_TX2N,
HDMI_CLKP, HDMI_CLKN,
8. P.07: Delete R0765,R0766,R0781,R0782 for useless.
9. P.28: Mount C2841,C2842 for Intel's recommendation.
10. P.34: DMI R3438.
11. Update page 14,15,17,23,29,36 as P98.

F9E R0.2 => R0.3

(Release on 2007/01/02)

1. P.07: Exchange net CLK_DEBUG2 & CLK_ECPC1 to follow with F98.
2. P.11: Change JP102, JP103 from 3MM_OPEN 5MIL to 3MM_OPEN 5MIL for high current.
3. P.27: Delete redundant net CPPE_EN
4. P.19: Correct HDMI HP type from output to input for net connection.
5. P.26: Rename PCIE_TXN1_LAN, PCIE_TXP1_LAN to PCIE_RXN1_LAN, PCIE_RXP1_LAN to follow F98
6. P.34: Add net PWR_MON for power monitoring of VCOORE
7. P.34: Del R3423, R3431 for 3.3 spec. (K1DD, K1DI)
8. P.34: DNI R3455 for EC spec.
9. P.34: Del R3426 because it can be NC in EC spec.

F9E R0.3 => R0.4

(Release on 2007/01/10)

- ```

2. P.8: CE8800,CE8800+change toPOSCAP(27u5V/25v)->15u5f(25v) .
 for layout's high limit
2. P.80: CE8005 change from CE8000(27u5V/25v1) to POSCAP
 #2503-CE8005 (11u5f/25v)*2) for layout's high limit
2. P.80: Change colay MOSFET Q8000-Q8007 ,Q8600,Q8601,Q8048 lipcs
 to change 80-85 for layout
2. P.86: 1.Update F96 power schematic at P86 to combine power and signal ground
 because different ground is difficult for layout.
5. P.86: 2. Update 2.8u631k, K10 to U8600 correction.
6. P.81: Update R1314 from 51kohn to 49.9kohn to adjust +5V0 feedback.(5.18vv->+5.09V)
 for layout.
8. 2.27: DMI R2740 and add Z2740,D2701 to prevent to short for layout and costdown.
9. P.19: Correction net: Exchange HMI_DDC_DATA,HMI_DDC_CLK
 to resistor R3151
11. P.25: Change C2500,C2502 from 22Pf to 15Pf to meet X7AL requirement
12. P.99: Change R0936 from 1.3k ohm to 1.2k ohm to increase VGA Vpp.
13. P.99: Change R1007 for spec change (R23117->R2R3158)
14. P.88: DMI 88808 for 33 battery.
15. P.88: Change R9004 for layout.
16. P.86: Add JF8805 to avoid to pull BAT feedback signal to BAT power.
17. P.30: Add +3VS_HDA to ensure power trace and move C3408 from +3VS to +3VS_HDA
 to reduce VDR GND to ECG's GND port for future use
18. P.99,F.13,P.26 : Change DMI from X7 to X2.
Delete DMI_X2N2,DMI_X2P2,DMI_RXN2,DMI_RXP2,DMI_X3N3,DMI_X3P3,DMI_RXN3,DMI_RXP3

```

F9E R0.4 => R0.4:

(Release on 2007/01/12)

- ```

1 P.07: Change X701 from 07G010001431 to 07G010801430 for layout
2 P.08: Change X702 from 07G010001432 to 07G010801431 for layout
3 P.25: Change components for layout
4 P.26: Change components for layout
5 a. C2500: 11G23202004320 to 11G232031004030 (22p-->212p)
6 b. C2500: 11G23202004320 to 11G232031004030 (22p-->212p)
7 c. C2500: 11G23202004320 to 11G232031004030 (22p-->212p)
8 Correct component name: Q20101B to Q1901B
9 P.27: Change X702 to 07G010801431 for layout
10 a. P.20: Q2001 to Q2001A,Q2002 to Q2001B
11 b. P.20: Q702 to Q2001B
12 c. P.34: P.35 Q3402 to Q3402A,Q3501 to Q3402B
13 d. P.88: Q8006 to Q8007,Q8008 to Q8009B
14 e. P.88: Q8005 to Q8003,Q8006 to Q8009B
15 f. P.88: Q8008 to Q8008A,Q812 to Q8008B
16 g. P.88: Q8006 to Q8006A,Q812 to Q8006B
17 P.80,P.86,P.88: Change component name Q605 to Q606
18 P.80,P.86,P.88: Change component name Q606 to Q605
19 P.80,P.88: Q81 P8000,P801,P8800 to costdown
20 P.88: Fix: Add Q81 P8100 to layout

```

```
F9E R0.41 => R0.42
```

(Release on 2007/01/15)

- ```

P.D30: Fix: Change R3009 from 4.7kOhm to 60hm. Rename
P.D31: Change R1818 from 10k to 100k. S/R Key
P.D32: Fix: Delete C3040-C3047 because of redundant.
P.D33: Add: Add C3048-C3050 for CPU reset.
A.F.19: Delete C1906,C1907 +
A.F.19: Delete C1908,C1909 +
C.P.19: Add D1904,R1905 and S5 backup solution.
C.P.19: Change Q1901A,2,Q1901B,5 to sdrk voltage (+5Vss-->+3Vsl).
C.P.19: Delete C1907,M1907 +
Net change: +SVS HNM, +SVS CRT-->+SVS HNM CRT
F.P.19: Change R1910,R1911,R1912,R1913,R1914,R1915,R1916,R1917,R1918,R1919,R1920,+1200hm(100mhZ)
F.P.19: Change R1913,R1914, (2.2K->1.8K)
F.P.19: Add: M1903,C1903,L3004,L3009,(6000hm/100mhZ-->+1200hm/100mhZ)
F.P.19: Add: L3003,L3004,L3009,(6000hm/100mhZ-->+1200hm/100mhZ)
Add Layout note: MCH VITLPL,MCH VITLPL2,MCH VITLPL3 is power trace.

```

F9E R0.42 => R0.43

(Release on 2007/01/20)

- ```

2. Update power sign on open pin to DNI and display.
3. P14,P.15: SWAP M_A D0[0...63],M_B D0[0...63] for layout.
4. P9: Add net name M_A A14_NB,M_B A14_NB for layout.
5. P36: Change net name DM-->USB_PNS_DB,DB-->USB_PNS_DP for layout.
6. P46: Add CPU serew hole H4622..
7. P46: Delete C4600-C4604 for no use.
8. P11: Delete P1101 for BOM.
9. P30: Change R3007 from 10G212750014030D2 to 10G212750014030 for BOM.
9. P09: Change R0922,R0924,R0925 from 10G212750014030D2 to 10G213750R013010 for BOM.
10. P30: Change C3007 from 11-034310 to 11-034310-11416150 for BOM.
11. P30: Fix: Change R3008 from 4.7Kohm to 0 ohm.

```

F9E R0.43 => R0.44

(Release on 2007/01/23)

1. P.15: Swap M B DQ60, M B DQ57 for layout.
2. P.11: Correct *VCCP GNCX to *VCCP.
3. P.11: Swap DDR termination signal for layout.
4. P.88: Change Q8802 from S1431BDY to FD35609A for cost down..
5. P.82: Delete JF8205 to meet layout request.
6. P.19, P.24: Correct D1904, D1905, D2400, D2401 from RSB6.8S to EGA10603V05A1

F9E R0.44 => R0.45

(Release on 2007/01/24)

1. P.07: Change clock gen(U0701) from 06G011408011 to 06G011408012
2. For speed update to support S4/S5 USB clock function:
 - a. P.81,P.91: Correct power rating
 +50A-->50.01A,+5VSB-->252A,+5VUSB-->0.501A,
 +5VS-->50.01A,+12VS-->50.01A,+5V-->1.5A
 - b. P.22,P24: Q2402-->Q2201,R2404-->R2201.
 - c. P.24: Update Page 24.
 - d. P.34: Add net USB PWRINT,USB PWRSEL

F9E R0.45 => R0.46

(Release on 2007/01/29)

1. P.26,P.27: Swap for layout
 - a. SwapRN2700,R2705,R2714,RN2610,RN2611
2. b. Delete RN2612, add R2603.
3. P.81,P.82,P.83: Change CE8100 CE8102 CE8202 CE8203 CE8300 CE8301 for layout
- 3.22: Add PTD RST# BUF for Sierra WWAN compatible.
4. P.07: Add C07I8(10P) and C0725(10P) to meet edge rate spec.
5. P.07: Change R0707 from 33 ohm to 27 ohm to meet edge rate spec.

F9E R0.46 => R0.47

(Release on 2007/01/29)

1. P.24: Add R2401,R2402@ for test cost down solution.
2. P.27,P.31: Swap for layout: RP2700,RP2701,RP2702,RN3405

```
F9E R0 47 => R0 48
```

(Release on 2007/01/30)

1. P.22: Pin assignment change for I/O board:
+3V: pin47,49 -->pin26,28; +3VS: pin26,28-->pin47,49
2. P.22: Add C2201-C2206 for EMI request
3. P21,P.24: Swap L2401,RN2101,RN3302.7,RN3302.8 for layout

0.49

F9E R0.48 => R0.49

(Release on 2007/02/1)

- ```

1. P.28: Change C2621 size from 0805 to 0603 for layout.
2. P.28: P1: +3VSUS ->+3US USB for the better Vih.
3. P.22: EN1 C2201-C2206.
4. P.21: Move C2108 to connect D2103.5 for EMI request
5. P.36: Add C36190 for EMI request
6. P.18: Add C18010, D18070, D18090 for EMI request
7. P.18: Add D17050, D17060 for EMI request
8. P.24: Add D24010, D24020 for EMI request
9. P.36: Add C07260 for EMI request

```

F9E R0.49 => R0.5

(Release on 2007/02/15)

1. P.12: Update 1.25VS current description for Intel's spec update.  
Ivcc axd: 200mA-->515mA, Ivcc axf: 350mA-->495mA
2. P.46: Delete J4600 for EMI request.

F9E R0.5 => R1.0

(Release on 2007/02/14)

Rename to R1.0, the content is the same as R0.5.  
S/R Gerber out revision.

|                        |                     |                    |       |
|------------------------|---------------------|--------------------|-------|
| ASUS®                  |                     | Title : History(1) |       |
| ASUSTeK COMPUTER INC   |                     | Engineer:          |       |
| Size<br>Custom         | Project Name<br>F9E |                    |       |
| Date: 星期日, 五月 25, 2007 | Sheet 48            |                    | of 94 |

F9E R1.0 => R1.1  
(Release on 2007/03/09)

1. P.81: Change CE8101 from un-mount to mount and CE8105 from mount  
to un-mount to make output choke to place close to output capacitor.  
2. P.82: Change R8601 to 100OHM for OCP issue  
3. P.86: Change R8619 to 4.0KOHM for load line issue.  
4. P.86: Change R8620 and R8627 to 30.10OHM for common part issue.  
5. P.17: CDS polyswitch(F1701) change to 07G01405D102(RAVCHEN 500mA).  
6. P.17: R1705 change from 100ohm to 390 ohm to meet CMO discharge  
timing(8ms)(spec >=8ms)  
7. P.20: Change CON2001 to 12G030000523 for WLAN's thermal.  
8. P.24: Change U2401 to 06G004195011,unmount R2401,  
mount R2402 for costdown.  
9. P.34: Mount R3455 to meet EC's timing requirement.  
(ALL\_SYSTEM\_PWRGD-->110ms-->CPU\_VRCN)

(Release on 2007/03/20)

10. P.36: Add C3601,C3602,R3602,R3609 to fix MS Duo adaptor short issue  
11. P.36: Add C3620-C3624,R3614-R3618 for MS timing.  
12. P.47: Change C4701 from 11G234110612510 to 11G234210612320  
for F9DC capacitor burning issue  
13. P.07: Change R0712 from 220ohm to 270ohm for clock signal quality  
14. Change footprint for layout request: R1901,R1902,R4601,U9207,U8901  
15. For EMI request: Add C1416,C1417,C1601,C1602,C3606,C3802

(Release on 2007/03/23)

16. P.82: Mount CE8209 for +1.05V0 to provide VCCGFX.  
17. P.83: Add C8314 for EMI solution.  
18. P.86: Unmount all components of Page 86 for +1.05V0 to provide VCCGFX for costdown  
P.11: Unmount J1103, mount JP1102  
P.09: Unmount R0948-R0951  
19. P.82: Change C8218 from 330ohm to 220ohm for AVL issue.  
20. P.84: Change C8407 from 2200pf to 22nF for timing issue.  
21. P.92: Unmount R9205 for timing issue.(R3455 has 10K pull up already)  
22. For EMI solution: Add C8025,C8029,C1906,C1907,C33188,C33178;Change R2405 to L2402

(Release on 2007/03/26)

23. P.17: R1705 from 390 ohm change to 330 ohm for CMO LCD power off sequence  
24. For 3G team request:(solution as P95)  
P.07: Add C0719,C0721, mount C0717,C0718,C0720,C0722,C0723,C0724  
P.14,P15: Mount C1401,C1402,C1501,C1502  
P.17: Add C1715,C1716,C1717 and mount C1710  
Change C1709(100pF-->22pF),C1711(1uF-->10uF),C1712(100pF-->33pF),C1713(10uF-->33pF)  
P.29: Add C3503-C3526  
25. P.17: Reserve R2737 for system auto power on when we do not install DIMM and CPU  
26. P.46: Modify H4626 screw hole for ME request.  
27. For CRT signal quality:  
P.18: Change C1832,C1834,C1836.(22pF-->10pF)  
P.18: Mount C1831,C1833,C1835.(5pF-->15pF)

(Release on 2007/03/27)

28. P.29: Change C2919(22uF-->10uF),C2903(0.1uF-->10uF),mount C2921,C2922  
to keep LAN voltage level stable  
29. P.88: Change Q802 from FDS6609A to FDS9435A due to FDS6609A will EOL.  
30. P.88: Mount C8818 for power limit to enter later and exit fast  
31. P.07: Delete C0721,change C0719(33pF-->10pF) connection method for 3G team request

(Release on 2007/03/28)

32. P.29: Change C2903 size from 0805 to 0603 for limit high  
33. P.21: Mount R2101 for stable of input password.  
34. P.36: Unmount R3609 for cost down.

F9E R1.1=> R2.0  
(Release on 2007/03/30)

1. P.21: Unmount C2921,C2922 to remove power audio noise.  
2. Intel 965GM eliminates "Graphics Render Standby" function (Document#655320):  
2-1. P.17: Change discharge net name: +VCCFX\_CORE-->+VGFYX\_CORE  
P.86: Delete all components and nets of Page 86.  
2-3. P.09: Delete net GVR\_VR\_EN,GVR\_VID[1..4]  
2-4. P.09: Delete component R0948-R0951  
2-5. P.11: Delete net +VCCFX\_CORE and JP1103  
2-6. P.34: Delete net GFX\_VR\_PWRIN,R3407;add test point T3453.  
2-7. P.92: Delete R9204  
3. Short 0 ohm by trace for cost down:  
3-1. Delete RN0501,RN0502,net H\_VID[0..6].  
4. DeleteC3503-C3526,add CN3501-CN3506 for cost down.

F9E R1.1=> R2.01  
(Release on 2007/05/15)


1. For EMI request:  
1-1. P.36: Add C3607. (at +5V)  
1-2. P.18: Change C1832,C1834,C1836 from 10pF to 15pF.  
1-3. P.22,P.34: Reserved C2207,C3405,UNI.1for ESD)  
1-4. P.6,P.17,P.38: Add C0640,C0641,C1718,C3806. (For ESD)  
2. For factory request,no L-pad (co-1uV):  
P.17,P.19,P.21,P.24,P.33: Remove L1709,L1904-L1907,L2101,L2102,L2401,L3301  
3. Update power budget for power request to meet test spec. (3.3V,5V,VCCF)  
4. P.17: Change L1708 to R1704 for costdown.  
5. P.07: Change C0723 from 33pF to 10pF for waveform.  
6. P.24: Change L2402 from 11at=400mA to 2A for protect L2402.  
7. P.07: Add R0701-R0703, mount R0715,R0717,R0731 for factory ATS test.  
8 Add Test point for factory request:  
T0701,T0702,T0703,T2518,T2719,T3436,T3443,T3449,T4717,T4718,T4719,T4720,T4721,T4722  
T8044,T8045,T8046,T8047,T8048,T8049,T8050,T9201,T9202,T9203,T9204,T9205  
9 Remove 0 ohm to cost down,please layout help to short it:  
R0719,R0721,R0723,R0807,R0917,R0920,R0926,R0942,R1902,R2008,R2111,R2512,  
R2747,R2748,R3009,R3308,R3432,R3433,R3509


F9E R2.01=> R2.02  
(Release on 2007/07/07)

P.07: For clock signal quality:  
C0718,C0717,C0724,C0720,C0722,C0723 -->5pF  
R0704,R0707,R0709,R0711,R0729,R0710 -->47ohm  
P.19: For Change C1832,C1834,C1836 from 15pF to 10pF signal quality: (Same as E/R)  
P.19: Mount C1901 for 3G team request

|                       |              |                    |      |
|-----------------------|--------------|--------------------|------|
| -Variant Name-        |              | Title : History(2) |      |
| ASUSTeK COMPUTER INC  |              | Engineer:          |      |
| Size                  | Project Name |                    | Rev  |
| Custom                | F9E          |                    | 2.00 |
| Date: 2007.07.26.2007 |              | Sheet 49 of 54     |      |

<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>





+1.25VS

1/12 so8 footprint not colay



1019

Delete +2.5VS

<Variant Name>

|                          |              |                                |      |
|--------------------------|--------------|--------------------------------|------|
| <b>ASUS</b>              |              | <b>Title : POWER_M0_+125VS</b> |      |
| ASUSTeK COMPUTER INC. NB |              | Engineer: Gary Lin             |      |
| Size                     | Project Name |                                | Rev  |
| Custom                   |              | <b>F9E</b>                     | 2.00 |
| Date: 8/18/2007          | 8/18/2007    | Sheet 84 of 84                 |      |

<< Kennedy\_Zhang >>

delete +VRAM &VGA\_core

|                                                                                       |  |  |                              |  |
|---------------------------------------------------------------------------------------|--|--|------------------------------|--|
| -Variant Name-                                                                        |  |  | Title : POWER_VGA_CORE & RAM |  |
|  |  |  | Engineer: Gary Lin           |  |
| ASUSTeK COMPUTER INC. NE                                                              |  |  | Rev                          |  |
| C                                                                                     |  |  | F9E                          |  |
| Date: 10/25/2007                                                                      |  |  | Sheet 85 of 94               |  |

<< Kennedy\_Zhang >>

5/3 delete this page by EE request

|                                                                                     |                     |                              |
|-------------------------------------------------------------------------------------|---------------------|------------------------------|
| <Variant Name>                                                                      |                     |                              |
|  |                     | Title : POWER_VCCFX_CORE(MA) |
| ASUSTeK COMPUTER INC. NB                                                            |                     | Engineer: Gary Lin           |
| Size<br>B                                                                           | Project Name<br>F9E | Rev<br>2.02                  |
| Date: JUN. 11 25, 2007                                                              | Sheet 86 of 94      |                              |


<< Kennedy\_Zhang >>

|   |  |   |  |   |  |   |  |   |  |
|---|--|---|--|---|--|---|--|---|--|
| S |  | 4 |  | 3 |  | 2 |  | 1 |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |
|   |  |   |  |   |  |   |  |   |  |

# POWER PATH & BAT\_LEARN

65 WATT

● AC\_IN Threshold: 2.048Vmax AD\_DOCK\_IN  
> 17.44V active  
Adapter (mVmax) = [0.075V/Rsense/Adm]/[VCLS/VREF]  
Rsense=42mV/0.0100m  
VCLS=2.534V  
=> Input=4.5A  
=> Constant Power = 13"4.5 = 58.5W  
=> RST to 20V/257/1500m  
Charge Current Ichg = [0.075V/Rsense/CHG]/[VCTL/3.0V]  
Rsense=42mV/0.0100m  
VCTL= 3V => Ichg = 2.5A  
VCTL= 1.58V => Ichg = 1.4A  
Mode pin : Vmode > 2.0V (9V to LDO pin) => 4 Cells  
2.0 < Vmode < 1.6V (Booting) => 3 Cells  
0.8 < Vmode (9V to GND) => Leading mode  
VCTL= 0.8V or DCIN = 7V => Charger Disable  
Precharge current=150mA




<< Kennedy\_Zhang >>

|                          |              |                      |       |
|--------------------------|--------------|----------------------|-------|
| ASUS                     |              | Title :POWER_CHARGER |       |
| ASUSTeK COMPUTER INC. NE |              | Engineer: Gary Lin   |       |
| Srs                      | Project Name | Rev                  |       |
| C                        | P92          | 2.00                 |       |
| Date: 10/25/2007         | Rev          | 88                   | of 94 |


<< Kennedy\_Zhang >>

|                                                                                       |                                                                              |                                            |  |
|---------------------------------------------------------------------------------------|------------------------------------------------------------------------------|--------------------------------------------|--|
| <Variant Name>                                                                        |                                                                              |                                            |  |
|  |                                                                              | <b>Title :</b> <i>NIA</i>                  |  |
| <b>ASUSTeK COMPUTER INC. NB</b>                                                       |                                                                              | <b>Engineer:</b> <i>Gary Lin</i>           |  |
| <b>Size</b><br><i>Custom</i>                                                          | <b>Project Name</b><br><br><div style="text-align: center;"><b>F9E</b></div> | <b>Rev</b><br><i>2.02</i>                  |  |
| <b>Date:</b> 星期日, 五月 25, 2007                                                         |                                                                              | <b>Sheet</b> <i>89</i> <b>of</b> <i>94</i> |  |


BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF



|                 |                |                      |  |
|-----------------|----------------|----------------------|--|
| <Variant Name>  |                | Title : POWER_DETECT |  |
| ASUS            |                | Engineer: Gary Lin   |  |
| Size            | Project Name   | Rev                  |  |
| Custom          | F9E            | 2.00                 |  |
| Date: 8/18/2007 | Sheet 90 of 94 |                      |  |

<< Kennedy\_Zhang >>




|                                                                                       |                                                                                            |                                  |          |
|---------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|----------------------------------|----------|
|  |                                                                                            | <b>Title :</b> POWER_LOAD SWITCH |          |
| <b>ASUSTeK COMPUTER INC. NB</b>                                                       |                                                                                            | <b>Engineer:</b> Gary Lin        |          |
| Size<br>Custom                                                                        | Project Name<br><br><div style="font-size: 2em; font-weight: bold; color: blue;">F9E</div> | Rev<br>2.02                      |          |
| Date: 星期日, 五月 25, 2007                                                                |                                                                                            | Sheet                            | 91 of 94 |

[illegible]

<< Kennedy\_Zhang >>

# POWER GOOD DETECTER




|                         |              |                       |       |
|-------------------------|--------------|-----------------------|-------|
| <Variant Name>          |              | Title : POWER_PROTECT |       |
| ASUS                    |              | Engineer: Gary Lin    |       |
| Size                    | Project Name | Rev                   |       |
| Custom                  |              | F9E                   | 2.00  |
| Date: 2007. 5. 25. 2007 | Sheet        | 92                    | of 94 |

<< Kennedy\_Zhang >>



FOR POWER TEST



|                          |              |                      |      |
|--------------------------|--------------|----------------------|------|
| <Variant Name>           |              |                      |      |
| ASUS                     |              | Title : POWER SIGNAL |      |
| ASUSTeK COMPUTER INC. NB |              | Engineer: Gary Lin   |      |
| Size                     | Project Name |                      | Rev  |
| Custom                   |              | F9E                  | 2.00 |
| Date: 8/18/2007          |              | Sheet 93 of 94       |      |

<< Kennedy\_Zhang >>

