




[illegible][illegible]

F80Q BLOCK DIAGRAM



Internal IO CON with Cable for MB



<Variant Name>

Pin	Pin Name	Signal Name	Type
28	PWM0/GPA0	PWR_LED_UP#	O
29	PWM1/GPA1	CHG_LED_UP#	
32	PWM2/GPA2	BATSEL_3S#	
34	PWM4/GPA4	LCD_BL_PWM	O
35	PWM5/GPA5	FAN_PWM	O
75	GPI1	VSUS_GD	I
76	GPI2	ALL_SYS_PWRGD	
77	GPI3	CUPWR_GD	O
122	RXD/GPB0	CHG_EN#	O
123	TXD/GPB1	PRECHG	O
126	GPB7	PM_RSMRST#	O
64	GPC3	PM_PWRBTN#	O
136	TMRI0/WUI2/GPC4	AC_IN_OC#	I
65	GPC5	OP_SD#	O
140	TMRI1/WUI3/GPC6	BAT1_IN_OC#	I
20	CK32KOUT/GPC7	RF_ON_SW#	I
22	RI1#/WUI0/GPD0	PWRLIMIT#	
25	RI2#/WUI1/GPD1	PM_SUSC#	O
37	GINT/GPD5	LCD_BACKOFF#	O
53	TACH0/GPD6	FAN0_TACH	O
23	ADC4/GPE0	VSUS_ON	O
94	ADC5/GPE1	SUSC_EC#	O
95	ADC6/GPE2	SUSB_EC1#	I
96	ADC7/GPE3	CPU_VRON	O
141	PWRSW/GPE4	PWR_SW#	I
39	WUI5/GPE5	BAT2_IN_OC#	I
21	LPCPD#/WUI6/GPE6	LID_EC#	I
121	GPG1	PM_SUSB#	I
105	GPH0	PM_CLKRUN#	
108	GPH3	BAT_LEARN	O
110	GPH5	NUM_LED#	O
111	GPH6	CAP_LED#	O
99	PS2CLK1/GPF2	MARATHON#	I
101	PS2CLK2/GPF4	TP_CLK	O
102	PS2DAT2/GPF5	TP_DAT	I/O
124	SMCLK0/GPB3	SMB0_CLK	O
125	SMDAT0GPB4	SMB0_DAT	I/O
129	SMCLK1/GPC1	SMB1_CLK	I
130	SMDAT1/GPC2	SMB1_DAT	I/O
131	GPF6	THRO_CPU	O
84	GPJ0	EC_CLK_EN	O
85	GPJ1	ICH8_PWROK	O
87	GPJ3	BATSEL_2P#	O
26	GPD2	PLT_RST_BUF#	I
27	GPD3	EXT_SCI#	O
19	GPD4	EXTSMI#	O
142	GPB5	A20GATE	O
4	GPB6	RCIN#	O






<i>Pin</i>	<i>Pin Name</i>	<i>Signal Name</i>	<i>Type</i>

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor(MAX6657)	1001100x (98)


Pin.	Default	Use As	Signal Name	Power	Mux
GPIO 00	i	GPI	PM_BMBUSY#	+3VS	BM_BUSY#
GPIO 01	i	GPI	BT_DET#	+3VS	TACH1
GPIO [5:2]	i	GPI	PCI_INT[H:E]#	+3VS	PIRQ[H:E]#
GPIO 06	i	GPO	BIOS_REC_? (TP)	+3VS	TACH2
GPIO 07	i	GPO	802_LED_EN	+3VS	TACH3
GPIO 08	i	GPI	EXTSMI#	+3VSUS	NA
GPIO 09	i	GPO	LAN_WOL_EN_? (TP)	+3VSUS	WOL_EN
GPIO 10	i	GPO	RST#_NEWCARD	+3VSUS	ALERT#
GPIO 11	Nat	Native	SMB_ALERT#	+3VSUS	SMBALERT#
GPIO 12	i	GPI	KBC_SCI#	+3VSUS	GLAN_DOCK#
GPIO 13	Nat	GPI	N/A	+3VSUS	ENERGY_DETECT
GPIO 14	i	GPI	N/A	+3VSUS	NETDETECT
GPIO 15	Nat	Native	STP_PCI#	+3VSUS	STP_PCI#, No-GPI
GPIO 16	Nat	Native	PM DPRSLPVR	+3VS	DPRSLPVR
GPIO 17	i	GPO	WLAN_ON#	+3VS	TACH0
GPIO 18	O	GPO	N/A	+3VS	NA
GPIO 19	i	GPO	CPU_SELECT	+3VS	SATA1GP
GPIO 20	O	GPO	BT_LED_EN	+3VS	NA
GPIO 21	i	GPI	CPPE#_DET	+3VS	SATA0GP
GPIO 22	i	GPI	N/A	+3VS	SLOCK
GPIO 23	Nat	Native	N/A	+3VS	LDQ1#
GPIO 24	O	GPO	MSK_PCIRST	+3VSUS	CLGPI00(MEM LE
GPIO 25	Nat	Native	STP_CPU#	+3VS	STP_CPU#, No-GP
GPIO 26	Nat	GPO	CPPE_EN	+3VSUS	S4_STATE#
GPIO 27	O	GPO	BT_ON#	+3VSUS	QRT_STATE0
GPIO 28	O	GPO	CB_SD#_?(TP)	+3VSUS	QRT_STATE1
GPIO 29	Nat	Native	USB_OC#5	+3VSUS	OC5#
GPIO 30	Nat	Native	USB_OC#6	+3VSUS	OC6#
GPIO 31	Nat	Native	USB_OC#7	+3VSUS	OC7#
GPIO 32	O	Native	PM_CLKRUN#	+3VS	CLKRUN#, No-GPI
GPIO 33	O	GPO	N/A	+3VS	HDA_DOCK_EN#
GPIO 34	O	GPO	N/A	+3VS	HDA_DOCK_RST#
GPIO 35	O	GPO	SATACLKREQ#_?(TP)	+3VS	SATACLKREQ#
GPIO 36	i	GPO	EMAIL_LED#_?(TP)	+3VS	SATA2GP
GPIO 37	i	GPI	PCB_ID0	+3VS	SATA3GP
GPIO 38	i	GPI	PCB_ID1	+3VS	SLOAD

Pin	Use As	Signal Name	Power	Mux
GPIO 39 Default: 1	GPI	PCB_ID2	+3VS	SDATAOUT0
GPIO [40:43] Nat. 1	Native	USB_OC[4:1]#	+3VSUS	DC[4:1]#
GPIO [47:44] n/a	N/A	N/A	N/A	No implement
GPIO 48 i 1	Native		+3VS	SDATAOUT1
GPIO 49 Nat. 1	Native	H_PWRGD	+VCORE	CPUPWRGD
GPIO 50 Nat. 1	Native	PCI_REQ1#	+5VS	REQ1#
GPIO 51 Nat. 1	Native	PCI_GNT1#	+3VS	GNT1#
GPIO 52 Nat. 1	Native	PCI_REQ2#	+5VS	REQ2#
GPIO 53 Nat. 1	Native	PCI_GNT2#	+3VS	GNT2#
GPIO 54 Nat. 1	Native	PCI_REQ3#	+5VS	REQ3#
GPIO 55 Nat. 1	Native	PCI_GNT3#	+3VS	GNT3#




0, in Mobile



Default Strapping When Not Used



ITP1



BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	L
266	1067	L	L	L


<Variant Name>

ASUS Title : Penryn CPU (1)

ASUSTek COMPUTER INC Engineer: Xinghua_chen

Size	Project Name	Rev
Custom	F80Q	2.00


Date: Friday, May 23, 2008 Sheet 4 of 59




<Variant Name>

Place on L1/L8, upper/lower side of inside socket. according intel layout suggestion.

38A for Penryn




Thermal Sensor




H/W Thermal Protect

(94~98°C protect)



Sub-SYS=CPU


+VCCP Decoupling Capacitor (Place near CPU)




Decoupling guide from INTEL

VCCP 22uF/10V * 32pcs
330uF/2V * 6pcs
VCCP 0.1uF * 6pcs for CPU
150uF * 1pcs for CPU

Optimize it !_0907




Sub-SYS=FAN



<Variant Name>

		CPU CAP, Thermal Sensor	
ASUSTek COMPUTER INC		Title :	
Engineer: Xinghua_Chen			
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008		Sheet 6 of 59	



FOLLOW F2

Latched Input Select

pin8

0 = SRC CLK
1 = CPU ITP CLK

Decide pin 43.44

33PCIF0

R0732

10KOhm

10KOhm

GND

pin5 (int. PU)

0 = LCDCLK
1 = PCIE_X

Decide pin 17.18

33PC13

10KOhm

GND

pin64 (int. PD)

0 = PCIECLK
1 = PEREQ#

Decide pin 40.41

33PC10

R0727

10KOhm

10KOhm

GND

pin9 (int. PU)

SELLCD_27# = 0,
pin#14/15 = PCIE_X 9L;
pin#17/18 = 27FIX/27SS,
SELLCD_27# = 1,
pin#14/15 = DOT_96MHz;
pin#17/18 = LCD_SSCG/PCIE_L0.

Decide pin 17.18

33PC1F1

R0759

10KOhm

10KOhm

GND

Latch Select Table

Pin5	Pin9	Pin14/15	Pin17/18
SELPCIE_X_LCD#/ PCI3 = 0 (low)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE_X9 DOT96	27FIX/SS LCD
SELPCIE_X_LCD#/ PCI3 = 1 (high)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE_X9 DOT96	PCIE_X0 PCIE_X0

BCLK	FSB	BSEL2	BSEL1	BSEL0
CPU Driven	/	/	/	/
166	667	0	1	1

PEREQ#1

Byte8-bit 1/0 => PCIE_X_6/0

0 = PCIE_X6/0 Not Controlled
1 = PCIE_X6/0 Controlled

CLK_PCIE7 R0747 10KOhm

PEREQ#2

Byte8-bit 7/6 => PCIE_X_8/1

0 = PCIE_X8/1 Not Controlled
1 = PCIE_X8/1 Controlled

CLK_PCIE7# R0750 10KOhm

PEREQ#3

Byte15-bit 1/0 => PCIE_X_4/2

0 = PCIE_X4/2 Not Controlled
1 = PCIE_X4/2 Controlled (D)

PEREQ#3 R0757 10K

PEREQ#4

Byte15-bit 7/6/5 => PCIE_X_7/5/3

0 = PCIE_X7/5/3 Not Controlled
1 = PCIE_X7/5/3 Controlled (D)

PEREQ#4 R0758 10K

R0.2.1

<Variant Name>

Title : CLOCK GEN


ASUSTek COMPUTER INC

Engineer: Xinghua_Chen

Size	Project Name	Rev
Custom	F80Q	2.00
Date: Friday, May 23, 2008	Sheet 7 of 59	


RCOMP

For Calibrating the FSB I/O Buffer



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



[4] H_D#[63:0]  H_D#[63:0]

U0801A	
H_D#0	F2
H_D#1	G8
H_D#2	F8
H_D#3	E6
H_D#4	G2
H_D#5	H6
H_D#6	H2
H_D#7	E6
H_D#8	D4
H_D#9	H3
H_D#10	M9
H_D#11	M11
H_D#12	J1
H_D#13	P2
H_D#14	N12
H_D#15	J6
H_D#16	P2
H_D#17	L2
H_D#18	R2
H_D#19	N9
H_D#20	L6
H_D#21	M5
H_D#22	J3
H_D#23	N2
H_D#24	R1
H_D#25	N5
H_D#26	N6
H_D#27	P13
H_D#28	N8
H_D#29	L7
H_D#30	N10
H_D#31	M3
H_D#32	Y3
H_D#33	AD14
H_D#34	Y6
H_D#35	Y10
H_D#36	Y12
H_D#37	Y14
H_D#38	Y7
H_D#39	W2
H_D#40	AA8
H_D#41	Y9
H_D#42	AA13
H_D#43	AA9
H_D#44	AA11
H_D#45	AD11
H_D#46	AD10
H_D#47	AD13
H_D#48	AE12
H_D#49	AE9
H_D#50	AA2
H_D#51	AD8
H_D#52	AA3
H_D#53	AD3
H_D#54	AD7
H_D#55	AE14
H_D#56	AE3
H_D#57	AC1
H_D#58	AE3
H_D#59	AC3
H_D#60	AE11
H_D#61	AE8
H_D#62	AG2
H_D#63	AD6


H_SWING C5
H_RCOMP E3

HOST

[4] H_A#[35:3]  H_A#[35:3]

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	F17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35
H_ADS#	H12	H_ADS#
H_ADSTB#_0	B16	H_ADSTB#0
H_ADSTB#_1	G17	H_ADSTB#1
H_BNR#	A9	H_BNR#
H_BPRI#	E11	H_BPRI#
H_BREQ#	G12	H_BREQ#
H_DEFER#	E9	H_DEFER#
H_DBSY#	B10	H_DBSY#
HPLL_CLK	AH7	CLK_MCH_BCLK
HPLL_CLK#	J11	H_DPWR#
H_DPWR#	F9	H_DRDY#
H_DRDY#	H9	H_HIT#
H_HIT#	E12	H_HITM#
H_LOCK#	H11	H_LOCK#
H_TRDY#	C9	H_TRDY#
H_DINV#_0	J8	H_DINV#0
H_DINV#_1	L3	H_DINV#1
H_DINV#_2	Y13	H_DINV#2
H_DINV#_3	Y1	H_DINV#3
H_DSTBN#_0	L10	H_DSTBN#0
H_DSTBN#_1	M7	H_DSTBN#1
H_DSTBN#_2	AA5	H_DSTBN#2
H_DSTBN#_3	AE6	H_DSTBN#3
H_DSTBP#_0	L9	H_DSTBP#0
H_DSTBP#_1	M8	H_DSTBP#1
H_DSTBP#_2	AA6	H_DSTBP#2
H_DSTBP#_3	AE5	H_DSTBP#3
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4
H_RS#_0	B6	H_RS#0
H_RS#_1	F12	H_RS#1
H_RS#_2	C8	H_RS#2

[4] H_REQ#[4:0]  H_REQ#[4:0]





Part Number: 02G010022500



Part Name & Spec: C.S 88CTPM (B2) INTEL PM45 QT78 897258 QS


<Variant Name>



		Title : Cantiga -- CPU (1)	
ASUSTek COMPUTER INC		Engineer: Xinghua_Chen	
Size Custom	Project Name F80Q	Rev 2.00	
Date: Friday, May 23, 2008	Sheet 8	of 59	




if the total motherboard route length is less than 125, the recommended R0920 is 1 k OHM 1%;
For longer route lengths between 125-15.35, the recommended R0920 is 976 OHM 1%.









CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2




CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable





CFG7 : Intel Management Engine Crypto strap
HIGH = TLS cipher suite with confidentiality (Default)
LOW = TLS cipher suite with no confidentiality




CFG9 : PCI Express Graphics Lane Reversal
LOW = Lane Reversed
HIGH = Normal mode (Default; lanes numbered in order)
CHECK detail...




CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)



CFG16 : FSB Dynamic ODT
Low = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (default)



CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable




CFG19 : DMI Lane Reversal
LOW = Normal (default)
HIGH = LANES REVERSED




CFG20 : Concurrent SDVO / PCIE
LOW = Only SDVO or PCIE is operational (default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port
CHECK detail...



Reverse Type







P/N : 12G025122006 H:5.2mm



Layout Note: Place these Caps near SO DIMM 0





Reverse Type




<Variant Name>


ASUS		Title : DDR SO-DIMM 1	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	15	of 59





Layout note: Place array cap close to each pullup resistors terminated to +0.9VS



MDC CON.






Reserved R to +3VSUS for
Wake on WLAN function!





+3VAUX_GOLAN: +3.003V~+3.597V
Max= 1100 mA
+1.5VS: +1.425V~+1.575V
Max= 375 mA

WLAN

P/N : 12G03000052B






Intel SPEC(18780): Internal
Pull UP 110Kohm
Int. PU for Windigo




Co-layout FOR EMI

For Intel Wireless
CoExistence System




FOLLOW F9S

Finger Printer Conn.




If don't support iTPM, unstuff these





<Variant Name>

SATA HDD CON



SATA CD-ROM CON

P/N: 12G15100013J






PATA ODD:
Mount R2301, R2303, R2304, R2310, R2308, R2306


<Variant Name>

ASUS®		Title : HDD & CDROM	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	23	of 59

Use IP4220CZ6 for layout symmetrical






USB*1



<Variant Name>



ASUS		Title : USB PORTS	
ASUSTeK COMPUTER INC		Engineer: Xinghua_chen	
Size	Project Name		Rev
Custom	F80Q		2.00
Date: Friday, May 23, 2008		Sheet 24	of 59

+3VSUS [17,20,25,27,28,29,30,33,34,41,43,51]










SPI MOSI
iTPM Enable
High = Enable
Float = Disable(Default)

USB 0	USB Conn.
USB 1	N/A
USB 2	Camera
USB 3	Finger Printer
USB 4	Bluetooth
USB 5	Card Reader
USB 6	N/A
USB 7	Newcard
USB 8	USB Conn.
USB 9	USB Conn.




<Variant Name>









ASUS		Title : ICH9-M (2)	
ASUSTek COMPUTER INC		Engineer: Xinghua Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	26	of 59




FOLLOW F9J



PLACE R2909, R2910,
AND C2920 NEAR U2901.











ROBSON only



<Variant Name>

ASUS		Title : ROBSON	
ASUSTeK COMPUTER INC		Engineer:	
Size C	Project Name F80L	Rev 2.00	
Date: Friday, May 23, 2008		Sheet	31 of 59



IT8512 CORE CHIP

EC Reset

EC Pull-Up/Down

EC Power

EC XTAL

SPI ROM

EC Thermal

ASUS Title: EC-ITE8512
 ASUSTeK COMPUTER INC. Engineer: Kinghua_Chen
 Size: Project Name: Rev: 2.00
 Custom: F80Q
 Date: Friday, May 23, 2008 Sheet: 34 of 50

[illegible]

IT8512 CORE CHIP

EC Reset

EC Pull-Up/Down

EC Power

EC XTAL

SPI ROM

EC Thermal

Legend:

- Resistor: R3400, R3401, R3402, R3403, R3404, R3405, R3406, R3407, R3408, R3409, R3410, R3411, R3412, R3413, R3414, R3415, R3416, R3417, R3418, R3419, R3420, R3421, R3422, R3423, R3424, R3425, R3426, R3427, R3428, R3429, R3430, R3431, R3432, R3433, R3434, R3435, R3436, R3437, R3438, R3439, R3440, R3441, R3442, R3443, R3444, R3445, R3446, R3447, R3448, R3449, R3450, R3451, R3452, R3453, R3454, R3455, R3456, R3457, R3458, R3459, R3460, R3461, R3462, R3463, R3464, R3465, R3466, R3467, R3468, R3469, R3470, R3471, R3472, R3473, R3474, R3475, R3476, R3477, R3478, R3479, R3480, R3481, R3482, R3483, R3484, R3485, R3486, R3487, R3488, R3489, R3490, R3491, R3492, R3493, R3494, R3495, R3496, R3497, R3498, R3499, R3500, R3501, R3502, R3503, R3504, R3505, R3506, R3507, R3508, R3509, R3510, R3511, R3512, R3513, R3514, R3515, R3516, R3517, R3518, R3519, R3520, R3521, R3522, R3523, R3524, R3525, R3526, R3527, R3528, R3529, R3530, R3531, R3532, R3533, R3534, R3535, R3536, R3537, R3538, R3539, R3540, R3541, R3542, R3543, R3544, R3545, R3546, R3547, R3548, R3549, R3550, R3551, R3552, R3553, R3554, R3555, R3556, R3557, R3558, R3559, R3560, R3561, R3562, R3563, R3564, R3565, R3566, R3567, R3568, R3569, R3570, R3571, R3572, R3573, R3574, R3575, R3576, R3577, R3578, R3579, R3580, R3581, R3582, R3583, R3584, R3585, R3586, R3587, R3588, R3589, R3590, R3591, R3592, R3593, R3594, R3595, R3596, R3597, R3598, R3599, R3600, R3601, R3602, R3603, R3604, R3605, R3606, R3607, R3608, R3609, R3610, R3611, R3612, R3613, R3614, R3615, R3616, R3617, R3618, R3619, R3620, R3621, R3622, R3623, R3624, R3625, R3626, R3627, R3628, R3629, R3630, R3631, R3632, R3633, R3634, R3635, R3636, R3637, R3638, R3639, R3640, R3641, R3642, R3643, R3644, R3645, R3646, R3647, R3648, R3649, R3650, R3651, R3652, R3653, R3654, R3655, R3656, R3657, R3658, R3659, R3660, R3661, R3662, R3663, R3664, R3665, R3666, R3667, R3668, R3669, R3670, R3671, R3672, R3673, R3674, R3675, R3676, R3677, R3678, R3679, R3680, R3681, R3682, R3683, R3684, R3685, R3686, R3687, R3688, R3689, R3690, R3691, R3692, R3693, R3694, R3695, R3696, R3697, R3698, R3699, R3700, R3701, R3702, R3703, R3704, R3705, R3706, R3707, R3708, R3709, R3710, R3711, R3712, R3713, R3714, R3715, R3716, R3717, R3718, R3719, R3720, R3721, R3722, R3723, R3724, R3725, R3726, R3727, R3728, R3729, R3730, R3731, R3732, R3733, R3734, R3735, R3736, R3737, R3738, R3739, R3740, R3741, R3742, R3743, R3744, R3745, R3746, R3747, R3748, R3749, R3750, R3751, R3752, R3753, R3754, R3755, R3756, R3757, R3758, R3759, R3760, R3761, R3762, R3763, R3764, R3765, R3766, R3767, R3768, R3769, R3770, R3771, R3772, R3773, R3774, R3775, R3776, R3777, R3778, R3779, R3780, R3781, R3782, R3783, R3784, R3785, R3786, R3787, R3788, R3789, R3790, R3791, R3792, R3793, R3794, R3795, R3796, R3797, R3798, R3799, R3800, R3801, R3802, R3803, R3804, R3805, R3806, R3807, R3808, R3809, R3810, R3811, R3812, R3813, R3814, R3815, R3816, R3817, R3818, R3819, R3820, R3821, R3822, R3823, R3824, R3825, R3826, R3827, R3828, R3829, R3830, R3831, R3832, R3833, R3834, R3835, R3836, R3837, R3838, R3839, R3840, R3841, R3842, R3843, R3844, R3845, R3846, R3847, R3848, R3849, R3850, R3851, R3852, R3853, R3854, R3855, R3856, R3857, R3858, R3859, R3860, R3861, R3862, R3863, R3864, R3865, R3866, R3867, R3868, R3869, R3870, R3871, R3872, R3873, R3874, R3875, R3876, R3877, R3878, R3879, R3880, R3881, R3882, R3883, R3884, R3885, R3886, R3887, R3888, R3889, R3890, R3891, R3892, R3893, R3894, R3895, R3896, R3897, R3898, R3899, R3900, R3901, R3902, R3903, R3904, R3905, R3906, R3907, R3908, R3909, R3910, R3911, R3912, R3913, R3914, R3915, R3916, R3917, R3918, R3919, R3920, R3921, R3922, R3923, R3924, R3925, R3926, R3927, R3928, R3929, R3930, R3931, R3932, R3933, R3934, R3935, R3936, R3937, R3938, R3939, R3940, R3941, R3942, R3943, R3944, R3945, R3946, R3947, R3948, R3949, R3950, R3951, R3952, R3953, R3954, R3955, R3956, R3957, R3958, R3959, R3960, R3961, R3962, R3963, R3964, R3965, R3966, R3967, R3968, R3969, R3970, R3971, R3972, R3973, R3974, R3975, R3976, R3977, R3978, R3979, R3980, R3981, R3982, R3983, R3984, R3985, R3986, R3987, R3988, R3989, R3990, R3991, R3992, R3993, R3994, R3995, R3996, R3997, R3998, R3999, R4000, R4001, R4002, R4003, R4004, R4005, R4006, R4007, R4008, R4009, R4010, R4011, R4012, R4013, R4014, R4015, R4016, R4017, R4018, R4019, R4020, R4021, R4022, R4023, R4024, R4025, R4026, R4027, R4028, R4029, R4030, R4031, R4032, R4033, R4034, R4035, R4036, R4037, R4038, R4039, R4040, R4041, R4042, R4043, R4044, R4045, R4046, R4

IT8512 CORE CHIP

EC Reset

EC Pull-Up/Down

EC Power

EC XTAL

SPI ROM

EC Thermal

Legend

Title : EC-ITE8512

ASUS

ASUSTeK COMPUTER INC.

Engineer: Kinghua_Chen

Size

Project Name

Custom

F80Q

Rev

2.00

Date: Friday, May 23, 2008


Sheet

34

of



99

For Keyboard




P/N:12G182002408

T53 KB MATRIX




For Debug






<Variant Name>

ASUS		Title :KB conn	
ASUSTeK COMPUTER INC		Engineer: CH Lin	
Size	Project Name	Rev	
Custom	F80L	2.00	
Date: Friday, May 23, 2008	Sheet	35	of 59






PN:12G340003814








<Variant Name>

ASUS		Title : DISCHARGE	
ASUSTeK COMPUTER INC.		Engineer: CH Lin	
Size	Project Name	Rev	
Custom	F80L	2.00	
Date: Friday, May 23, 2008		Sheet	37 of 59




Touch-Pad


TOUCH PAD CNT Follow W7




PWR LED




For BATTERY LED




WireLess LED




BT LED




SATA/IDE LED



Num Lock




Cap. Lock



<Variant Name>

ASUS		Title : LEDs	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008		Sheet 39 of 59	


Digital



sot23_s5_h47





sot23_s5_h57

ALC660 662	Mount R4021, R4024, R4025, R4010, R4023 Unmount R4020, R4022, R4030, R4027, R4026, C4040, C4041, C4023, C4022
ALC663	Mount C4023, C4022, R4020, R4030, R4027, R4026, C4040, C4041, R4022 Unmount R4021, R4024, R4025, R4010, R4023




GAIN0	GAIN1	Av(inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB



SPEAKER AMP




P/N: 12G171000047
R0.4
Item 33




Place R510, R511 near U401



For ALC663: Cap-less without pop-noise
Mount: R4125, R4126
Unmount: Q4101, Q4102, CE4101, CE4102, R4121, R4122, R4117, R4120




For ALC663: Cap-less with pop-noise
Mount: R4114, R4124, Q4102, Q4101
Unmount: CE4101, CE4102, R4121, R4122, R4117, R4120





NO SPDIF function

HP- JACK











P/N: 12G140001067
Normal Close

Internal MIC Pre-Amplifier



<Variant Name>

ASUS		Title : MICROPHONE	
ASUSTeK COMPUTER INC		Engineer: Xinghua_Chen	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	42	of 59



add LED1,LED2,LED3 test points

<Variant Name>

ASUS		Title : BATTERY&LAN LED	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F80Q	2.00	
Date: Friday, May 23, 2008	Sheet	43	of 59

D

C

B

A

<Variant Name>



Title : empty

ASUSTeK COMPUTER INC

Engineer: Xinghua_chen

Size
Custom

Project Name	F80Q
--------------	-------------

Rev
2.00

Date: Friday, May 23, 2008

Sheet 44 of 59

D

C

6

A



D

C

60

A

4

<Variant Name>



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer:


Size	Custom
------	--------



Project Name	F80L
--------------	-------------


Rev	2.00
-----	------







Date: Friday, May 23, 2008


Sheet 45 of 59























SUSB#_PWR POWER



SUSC#_PWR POWER



POWER GOOD DETECTOR



<Variant Name>

ASUS		Title: Power_good_detector	
ASUSTeK COMPUTER INC		Engineer: Robin_chen	
Size	Project Name	Rev	
Custom	F80Q	1.0	
Date: Friday, May 23, 2008		Sheet 56 of 59	

