



# CARMEL

## Block Diagram

### IO BOARD



### PORTBAR CON



### FILE LIST

- 01\_BLOCK DIAGRAM
- 02\_REVISION LIST
- 03\_CPU\_BANIAS(HOST)
- 04\_CPU\_BANIAS(PWR)
- 05\_THERMAL
- 06\_NB\_MCHM(DDR)
- 07\_NB\_MCHM(HOST)
- 08\_NB\_MCHM(VGA)
- 09\_NB\_MCHM(PWR)
- 10\_DDR SODIMM-0
- 11\_DDR SODIMM-1
- 12\_DDR\_TERMINATION
- 13\_LVDS & BACKLIGHT
- 14\_CRT\_CONNECTOR
- 15\_ICH4-M(HUB\_PCI)
- 16\_ICH4-M(H\_U\_IDE\_PM)
- 17\_ICH4-M(PWR)
- 18\_ICH4-M\_PULLUP
- 19\_IDE\_HDD
- 20\_IDE\_CDROM
- 21\_SUPER\_I/O\_87393
- 22\_IR & LPT\_PORT
- 23\_LPC\_KBC & PS2
- 24\_DISCHARGE, DEBUG PORT
- 25\_MDC
- 26\_IOBOARD
- 27\_MINIPCI
- 28\_RICOH551
- 29\_CB\_PWR\_551
- 30\_PCM\_CONN(SIGNAL)
- 31\_CLOCK\_ICS950811
- 32\_FAN
- 33\_PWR & RESET\_SEQ
- 34\_LED BOARD

### REV. LIST

60-N4LMB1000-A01P



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

BLOCK DIAGRAM

SCHEMATIC FILE NAME:

DESIGN ENGINEER:

SHEET 1 OF

LIBRARY DATE:

# REVISION LIST

R1.0 2002/09/02 Initial  
R1.1 2002/12/07 1) Pull ACIN\_OC(R531) high to +V3.3  
2) Pull BAT1\_IN#\_OC(R532) high to +V3.3  
3) Pull BAT2\_IN#\_OC(R533) high to +V3.3  
4) Change Q90 to U57(same P/N:06-004600000)  
5) U46 Pin6 connected to +V3.3SUS  
R1.2 2002/12/27

## PCB STACK-UP

PCB THICKNESS: 1.2 mm

L1 TOP  
L2 GND1  
L3 IN1  
L4 IN2  
L5 VCC  
L6 IN3  
L7 GND2  
L8 BOT

## IMPEDENCE

Single-Ended

27.4 OHM WIDTH

TOP/BOT 22 mils  
IN1/IN3 16 mils

37.5 OHM WIDTH

TOP/BOT 13.5 mils  
IN1/IN3 10 mils

42 OHM WIDTH

TOP/BOT 11 mils  
IN1/IN3 8.5 mils

55 OHM WIDTH

TOP/BOT 6 mils  
IN1/IN3 5 mils

75 OHM WIDTH

TOP/BOT 2.5 mils  
IN1/IN3 2 mils

Differential

70 OHM WIDTH/SPACE

TOP/BOT 8 mils/ 4mils  
IN1/IN3 8 mils/ 3.5mils

90 OHM WIDTH/SPACE

TOP/BOT 5 mils/ 5mils  
IN1/IN3 5 mils/ 5mils

100 OHM WIDTH/SPACE

TOP/BOT 4 mils/ 6mils  
IN1/IN3 4.25 mils/ 5.75mils

## PCI INTERFACE

PCI\_REQ#

CB&1394 PCI\_REQ#0

MINIPCI PCI\_REQ#1

IDSEL

MINIPCI PCI\_AD20

CB&1394 PCI\_AD21

## POWER INTERFACE

| SIGNALS       | TYPE | POWER   |
|---------------|------|---------|
| CLK_EN#       | I    | +V3.3   |
| PM_PSI#       | O    | +VCCP   |
| VR_VID[5:0]   | O    | +VCCP   |
| 1.5V_PWRGD    | I    | +V3.3   |
| 1.8V_PWRGD    | I    | +V3.3   |
| CPU_VRON      | O    | +V3.3   |
| VRM_PWRGD     | I    | +V3.3   |
| PM_STPCPU#    | O    | +V3.3   |
| CHG_LED       | I    | +V3.3   |
| RST_BTN#      | O    | +V3.3   |
| OTP_RESET#    | I    | +V3.3   |
| SHUT_DOWN#    | I    | +V3.3   |
| +V5_LCM       | PWR  | +V5     |
| PM_SLPDLY_S3# | O    | +V3.3   |
| PM_SLP_S4#    | O    | +V3.3   |
| BAT_LEARN     | I    | +V3.3   |
| BAT_LLOW#_OC  | I    | +V3.3   |
| BAT1_IN#_OC   | I    | +V3.3   |
| BAT2_IN#_OC   | I    | +V3.3   |
| ACIN_OC       | I    | +V3.3   |
| CHG_EN_OC     | I    | +V3.3   |
| PM DPRSLPVR   | O    | +V3.3   |
| ACIN_3VA      | I    | +V3.3   |
| +5VAO         | PWR  | +V3.3   |
| EN_+3VALWAYS  | O    | +V3.3   |
| AC_BAT_SYS    | PWR  | DC      |
| A/D_DOCK_IN   | PWR  | DC      |
| SMC_BAT1      | IO   | +V3.3   |
| SMD_BAT1      | IO   | +V3.3   |
| SMC_BAT2      | IO   | +V3.3   |
| SMD_BAT2      | IO   | +V3.3   |
| BAT_LOW#      | I    | +V5_LCM |

## POWER PLANE

| POWER    | VOLTAGE | CURRENT |
|----------|---------|---------|
| +VCORE   | 1.46V   | 25A     |
| +VCCP    | 1.05V   | 2.5A    |
| +V1.2S   | 1.2V    | 2.5A    |
| +V1.25S  | 1.25V   | 0.5A    |
| +V1.5S   | 1.5V    | 1.32A   |
| +V1.5    | 1.5V    | 30 mA   |
| +V1.5SUS | 1.5V    | 64 mA   |
| +V1.8S   | 1.8V    | 0.3 A   |
| +V2.5    | 2.5V    | 6.68A   |
| +V3.3S   | 3.3V    | 1.732A  |
| +V3.3    | 3.3V    | 1.515A  |
| +V3.3SUS | 3.3V    | 14 mA   |
| +V5S     | 5V      | 2.5A    |
| +V5      | 5V      | 3.75A   |
| +V5SUS   | 5V      | 0.5A    |
| +V12     | 12V     | 0.25A   |
| +V12S    | 12V     | 0.25A   |



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

REVISION LIST

SCHEMATIC FILE NAME:

DESIGN ENGINEER:

SHEET 2 OF

LIBRARY DATE:



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

SHEET 3 OF

DESCRIPTION:


CPU-BANIAS-1(24.5W)

SCHEMATIC FILE NAME :

LIBRARY DATE :

DESIGN ENGINEER •

HFM(1.3GHz-1.7GHz): 1.468V  
LFM( 600MHz): 0.956V  
0.745V - 1.356V(+/- 1.5%)  
C0: 25 A  
C3: 7.59A  
C4: 0.9A



CPU VCC Decoupling Capacitor

1.0V - 1.1V(+/- 5%)  
S0-S1M: 2.5 A(CPU,MC,HCH)

Mid Frequency  
Decoupling (Place  
around Processor)

High Frequency  
Decoupling (Place  
underneath  
Processor) using  
10uF/6.3V X5R

+VCCP  
Bulk  
Decoupling

Four 200 uF are  
located in IMVP4

+VCCP (CPU) Decoupling Capacitor  
(Place near CPU)



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

CPU-BANIAS-2(24.5W)

SCHEMATIC FILE NAME:

DESIGN ENGINEER:

SHEET 4 OF

LIBRARY DATE:

```

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS

```



DATE: Monday, January 13, 2003

DESCRIPTION:

SCHEMATIC FILE NAME :

DESIGN ENGINEER :





Thermal Power: ~38W

LxWxH=37.5x37.5x2.58

10,11,12 \_DDR\_DATA[63:0]

\_DDR\_DQS[8:0] 10,11,12





(MCH-Sighting04)  
M-GM system memory interface generates single pulse CKE events which may cause intermittent hangs and display corruptions when using Micron and Infineon SO-DIMMs.



10,11,12 \_DDR\_CB[7:0]

\_DDR\_DM[8:0] 10,11,12

Intel suggested that DDR\_VREF should be turned off in S3-S5. But measure the leakage because there is no +V2.5S.



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

MONTARA\_GM-1(3.8W)

SCHEMATIC FILE NAME:

DESIGN ENGINEER:


SHEET 6 OF

LIBRARY DATE:


MCH\_HLZCOMP:  
Length <= 0.5"  
Width = 18 mils(L1L3)  
Width = 14 mils(L3L6)  
Space>= 25 mils  
X BPSB(#0002)

MCH\_HLZCOMP


MCH\_HYRCOMP:  
Length <= 0.5"  
Width = 18 mils(L1L3)  
Width = 14 mils(L3L6)  
Space>= 25 mils  
X BPSB(#0002)




MCH\_HXRCOMP:  
Length <= 0.5"  
Width = 18 mils(L1L3)  
Width = 14 mils(L3L6)  
Space>= 25 mils  
X BPSB(#0002)



MCH\_HYSWING:  
Length <= 0.5"  
Width = 15 mils  
Space>= 25 mils  
X BPSB(#0005)  
 $1/3(+VCCP) \pm 2\%$



MCH\_HXSWING:  
Length <= 0.5"  
Width = 15 mils  
Space>= 25 mils  
X BPSB(#0005)  
 $1/3(+VCCP) \pm 2\%$



3 H\_A# [31:3]


3 H\_REQ# [4:0]

31 \_CLK\_MCH\_BCLK#  
31 \_CLK\_MCH\_BCLK

3 H\_CPURST#

15 HUB\_PD [10:0]

15 HUB\_PSTRB  
15 HUB\_PSTRB#



3 H\_A# [31:3]

3 H\_REQ# [4:0]





3 H\_ADSTB#0  
3 H\_ADSTB#1

3 H\_DSTBN#0  
3 H\_DSTBN#1  
3 H\_DSTBN#2  
3 H\_DSTBN#3  
3 H\_DSTBP#0  
3 H\_DSTBP#1  
3 H\_DSTBP#2  
3 H\_DSTBP#3  
3 H\_DINW#0  
3 H\_DINW#1  
3 H\_DINW#2  
3 H\_DINW#3

3 H\_CPURST#

15 HUB\_PD [10:0]

15 HUB\_PSTRB  
15 HUB\_PSTRB#



HOST

HUB I/F

0.343V - 0.357V (Typ. 0.35V)

0.8V +/- 2%

0.8V +/- 2%

0.8V +/- 2%

0.8V +/- 2%

0.8V +/- 2%

0.8V +/- 2%


0.8V +/- 2%

0.8V +/- 2%


0.8V +/- 2%

0.8V +/- 2%


MCH\_HAVREF:  
Length <= 0.5"  
Width = 5 mils  
Space>= 25 mils  
X BPSB(#0003)  
 $2/3(+VCCP) \pm 2\%$



MCH\_HCCVREF:  
Length <= 0.5"  
Width = 5 mils  
Space>= 25 mils  
X BPSB(#0003)  
 $2/3(+VCCP) \pm 2\%$



MCH\_HDVREF:  
Length <= 0.5"  
Width = 5 mils  
Space>= 25 mils  
X BPSB(#0003)  
 $2/3(+VCCP) \pm 2\%$




PROJECT: WB

REVISION: SHEET 7 OF

DATE: Monday, January 13, 2003  
DESCRIPTION: MONTARA\_GM-2(3.8W)

SCHEMATIC FILE NAME: LIBRARY DATE: DESIGN ENGINEER:





LxWxH=37.5x37.5x2.58

U35D MONTARA\_GML

VSS


(MCH-Sighting04I)  
The core supply (1.2V) should be powered up a minimum of 1ms before the DVO and GPIO IO (1.5V and 3.3V) voltage rails.

1.14V - 1.26V(+/- 5%)  
S0-S1M: 0.3A








LxWxH=37.5x37.5x2.58

1.0V - 1.1V(+/- 5%)  
S0-S1M: 2.5 A(CPU,MCHIO)  
S0-S1M: Max. 0.72A




2.375V - 2.625V(+/- 5%)  
S0-S1M: Max. 2.07A  
S3: Max. 25 mA



POWER

Caution:  
L2 be placed between Pin U9 and U13



1.425V - 1.575V(+/- 5%)  
S0-S1M: Max. 90 mA



Caution:  
There is no vias between Pin B8 and C99,C100  
(It means C99,C100 must be in same layer with MCHM)



1.425V - 1.575V(+/- 5%)  
S0-S1M: Max. 70 mA




1.425V - 1.575V(+/- 5%)  
S0-S1M: Max. 70 mA




2.375V - 2.625V(+/- 5%)  
S0-S3: Max. 50 mA



3.135V - 3.465V(+/- 5%)






1.14V - 1.26V(+/- 5%)  
S0-S1M: 0.3A



1.14V - 1.26V(+/- 5%)  
S0-S1M: 0.3A



Caution:  
There is no vias between Pin B11 and C106,C107  
(It means C106, C107 must be in same layer with MCHM)



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

MONTARA\_GM-4(3.8W)

SCHEMATIC FILE NAME:


DESIGN ENGINEER:

SHEET 9 OF


LIBRARY DATE:



6.10.12 \_DDR\_DATA[63:0]




# DDR TERMINATION



## FOR +V1.25S DECOUPLING

Place one cap b etween every 2 pullup resistors to +V1.25S



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

DDR200 TERMINATION

SCHEMATIC FILE NAME:


DESIGN ENGINEER:

SHEET 12 OF

LIBRARY DATE:

## LCD Backlight Control


LCD Backlight will be turned off:  
1) Lid Switch be pressed(ME)  
2) BACK\_OFF# asserted(ICH4 GPIO)  
3) LCD\_BACK\_EN disasserted(GMCH)



## LCD LVDS Interface

Cable Requirement:  
Impedence: 100 ohm +/- 10%  
Length Mismatch <= 10 mils  
Twisted Pair(Not Ribbon)  
Maximum Length <= 16"


3V-3.6V  
Full:  
Active:  
410  
mA(Max.  
500 mA)



As for the identification of LCD, we use:  
1. EID solution of Montara-GM  
2. Reserve resistors for Panel ID

## LCD Power

SI3865: US\$022



Caution:  
Must tune R369 & C270 to meet  
Panel Spec



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:


LVDS & BACKLIGHT

SCHEMATIC FILE NAME:

LIBRARY DATE:

DESIGN ENGINEER:



SHEET 13 OF



Use Daisy-Chain Topology

LxWxH=31x31x238

| PCI_REQ# | PCI_REQ#? | IDSEL   | PCI_AD?  |
|----------|-----------|---------|----------|
| CB&1394  | PCI_REQ#0 | CB&1394 | PCI_AD21 |
| MINIPCI  | PCI_REQ#1 | MINIPCI | PCI_AD20 |




0.8V +/- 2% ICH4(R22)<=3"

**Caution:**  
The VREF of HUB interface is 0.35V  
The VSWING of HUB interface is 0.8V  
But in Intel CRB, their naming convention will make people confused.

**EEP\_DOUT:**  
Reserved necessary

Default: Pull-High20K  
Pull-Down for Reserved



Strap Option

No\_Stuff

Default: Pull-Down20K  
Pull-High for Not Supported

Meet LPC reset >= 60us  
(Add Buffer)



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

ICH4-M (1 of 3)

SCHEMATIC FILE NAME:

DESIGN ENGINEER:

SHEET 15 OF

LIBRARY DATE:

USB SIGNALS  
X Clock Signals  
| USB+ - USB- | <=150mils  
Pair Width/Space: 44.5mils  
Impedence: 90 ohm(differential)  
Other Signals Space: >=20mils  
Clock Signals Spac<=50mils

USBRBIAS:  
W/S: 5/5 mils  
Length: <= 0.5"

V1.1

LxWxH=31x31x238

LxWxH=31x31x238





IDE IF:  
Width: 5 mils  
Space: 7 mils  
Length<= 8"  
Match: <= 500 mils



IDE IF:  
Width: 5 mils  
Space: 7 mils  
Length<= 8"  
Match: <= 500 mils

ICH4\_R1 T R2 AMC  
AC97  
Outer Layer: 5 mils AC97-(T): 0.1"- 6"  
Inner Layer: 4 mils R2-(T): 0.1"- 0.4"  
W/S= 11 AMC-R2: 0.9"-5.6"  
ICH4-R1: 0.9"- 7.6"  
R1-(T): 0.1"- 0.4" (#0011)

Strap Option  
Default: Pull-Down20K  
Pull-High for No Reboot

## RTC CIRCUITRY





PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:



ICH4-M (3 of 3)(2.9W)

SCHEMATIC FILE NAME:

DESIGN ENGINEER:

SHEET 17 OF


LIBRARY DATE:



**Due to ME change this connector 180 degree**  
**We must mark the direction of this connector as**  
**following:**




The diagram shows a vertical rectangular connector. A thin white line is drawn along the left edge of the connector. To the left of the connector, the text "HDD" is written in blue. To the right of the connector, the text "Pin 1" is written in blue. Below the connector, the text "Add White Line" is written in black.





4.75-5.25V  
S0-S1M:1.3A(Typ)1.5A(Max.) Eject  
S0-S1M:0.7A(Typ)0.8A(Max.) Read



# Super I/O

LxWxH=16x16x14

3.145-3.465V

S0-S1M:32mA(Typ) 50mA(Max.)

PC87393

FDC  
PULL-HIGH

FLP\_INDEX# RN126A 2 10K  
FLP\_DSKCHG# RN126B 4 10K  
FLP\_RDAT# RN126C 6 10K  
FLP\_WP# RN126D 8 10K  
FLP\_TRK0# RN126E 7 10K

V1.1

V1.3

Internal Pull-Up/Down Resistors:  
GPIO00-07: Pull-Up25K  
GPIO10-17: Pull-Up25K  
GPIO20-27: Pull-Up25K  
GPIO30-37: Pull-Up25K  
BADDR: Pull-Down40K  
XCNF0: Pull-Down40K  
XCNF1: Pull-Down40K  
XCNF2: Pull-Down40K  
TEST: Pull-Down15K  
WDO#: Pull-Up30K

XBUS RESET  
CONFIGURATION

NO BIOS MODE

XCNF0 R489 2 1.0K  
XCNF1 R158 2 1.0K  
XCNF2 R520 2 1.0K  
(default: internal pull-low)

PRINT  
PORT  
EMI

STB#WR# 1 830P 2 CN16A  
AFD#DSB# 3 830P 4 CN16B  
PD0 5 830P 6 CN16C  
PD1 7 830P 8 CN16D  
PD2 9 830P 2 CN15A  
PD3 3 830P 4 CN15B  
PD4 5 830P 6 CN15C  
PD5 7 830P 8 CN15D  
PD6 1 830P 2 CN14A  
PD7 3 830P 4 CN14B  
ACK# 5 830P 6 CN14C  
BUSY#WAIT# 7 830P 8 CN14D

Can Swap

PRINT-PORT  
PULL-HIGH

AFD#DSB# R400 2 4.7K  
LPT\_PD4 1 1K0hm 2 RN117A  
LPT\_PD5 3 1K0hm 4 RN117B  
LPT\_PD6 5 1K0hm 6 RN117C  
LPT\_PD7 7 1K0hm 8 RN117D  
LPT\_PD0 1 1K0hm 2 RN118A  
LPT\_PD1 3 1K0hm 4 RN118B  
LPT\_PD2 5 1K0hm 6 RN118C  
LPT\_PD3 7 1K0hm 8 RN118D  
LPT\_SLCT 2 7K0hm 1 RN123A  
BUSY#WAIT# 6 7K0hm 5 RN123C  
LPT\_P# 4 7K0hm 3 RN123B  
ACK# 8 7K0hm 7 RN123D  
LPT\_SLIN# 2 7K0hm 1 RN125A  
LPT\_INIT# 4 7K0hm 3 RN125B  
STB#WR# 6 7K0hm 5 RN125C  
LPT\_ERR# 8 7K0hm 7 RN125D

Can Swap



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:



SUPER I/O - NS PC87393

SCHEMATIC FILE NAME:

LIBRARY DATE:




DESIGN ENGINEER:

SHEET 21 OF




LAYOUT  
SWAP

PRINT  
PORT



IR



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:


IR & LPT PORT

SCHEMATIC FILE NAME:


DESIGN ENGINEER:

SHEET 22 OF


LIBRARY DATE:




## PCMCIA DEBUG PORT(1)




## SCREW HOLE




## PCMCIA DEBUG PORT(2)




## DISCHARGE CIRCUITS



## PCI\_RSTNS# Gen Circuit



## DISCHARGE CIRCUITS



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

SM BUS & HOLES


SCHEMATIC FILE NAME:


DESIGN ENGINEER:

SHEET 24 OF





LIBRARY DATE:











|         |            |
|---------|------------|
| AC97    | AC97_SDIN0 |
| MDC     | AC97_SDIN1 |
| MINIPCI | AC97_SDIN2 |







PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

RICON - RL5C551-2


SCHEMATIC FILE NAME:

DESIGN ENGINEER:


SHEET 29 OF

LIBRARY DATE:





# Fan Speed Control



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:


FAN

SCHEMATIC FILE NAME:

DESIGN ENGINEER:

SHEET 32 OF

LIBRARY DATE:



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

POWER & RESET SEQUENCE

SCHEMATIC FILE NAME:

LIBRARY DATE:

DESIGN ENGINEER:

SHEET 33 OF



A

B








C

D





E



LED



INSTANT KEY



PROJECT: WB

REVISION

DATE: Monday, January 13, 2003

DESCRIPTION:

LED BOARD

SCHEMATIC FILE NAME :


DESIGN ENGINEER :

SHEET 34 OF

LIBRARY DATE :



DESIGN ENGINEER :



PROJECT: WB

REVISION

1.0

DATE: Monday, January 13, 2003

SHEET 36 OF 42

DESCRIPTION:


SYSTEM

SCHEMATIC FILE NAME:

LIBRARY DATE:

DESIGN ENGINEER:





PROJECT: **WB**

REVISION

**1.0**

DATE: Monday, January 13, 2003

SHEET **38** OF **42**





DESCRIPTION:

**1.25V 1.8V 1.5SUS\_DISCHG**

SCHEMATIC FILE NAME:

LIBRARY DATE:

DESIGN ENGINEER:



80 DEGREE C  
THERMAL PROTECTION  
PLACE UNDER CPU



PROJECT: WB


REVISION  
1.0


DATE: Monday, January 13, 2003  
SHEET 39 OF 42


DESCRIPTION: PIC16C54

SCHEMATIC FILE NAME:  
LIBRARY DATE:

DESIGN ENGINEER:







PROJECT: **WB**

REVISION  
**1.0**

DATE: Monday, January 13, 2003  
SHEET **42** OF **42**

DESCRIPTION:  
**LOAD SWITCH**

SCHEMATIC FILE NAME :  
LIBRARY DATE :

DESIGN ENGINEER :