


N20A: PENRYN/CANTIGA/ICH9-M BLOCK DIAGRAM



N20A Schematic Index


Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPR363CGLF-T
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	Realtek RTL8111C
34	RJ45 + RJ11
35	MDC
36	ALC663 Codec
37	AUDIO_G1431 & HP
38	MICROPHONE & Array MIC
39	FM2010 DSP
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	LVDS & INVERTER CONNECTOR
46	CRT
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 4
53	MINICARD(Ebron/Robson/3G/TV)
54	PORT Docking
55	Super I/O & FIR
56	LED/TP/SW
57	DISCHARGE
58	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
63	Finger Print
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
70-77	VGA (nVidia NB9P-GE)
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	NONE
85	POWER_VGA_VCORE & 1.1V0
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART

INT PU*: PU or PD in special time


ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PMSYNC#(Programmed as GP0)	+3VS
GPIO 01	GPI	DOCKING_DET# EXT PU	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#EXT PU	+5VS
GPIO 06	GPI	- EXT PU	+3VS
GPIO 07	GPI	- EXT PU	+3VS
GPIO 08	GPI	EXT_SMI# EXT PU	+3VSUS
GPIO 09	Native	WOL_EN	+3VSUS
GPIO 10	GPI	SUS_PWR_ACK EXT PU	+3VSUS
GPIO 11	Native	EXT_SCI#(Programmed as GPI	+3VSUS
GPIO 12	GP0	-	+3VSUS
GPIO 13	GPI	CB_SD#(Programmed as GP0)	+3VSUS
GPIO 14	GPI	AC_PRESENT EXT PD	+3VSUS
GPIO 15	Native	STP_PCI#	+3VSUS
GPIO 16	Native	PM DPRSLPVR INT PD*	+3VS
GPIO 17	GPI	WLAN_LED(Programmed as GP0	+3VS
GPIO 18	GP0	-	+3VS
GPIO 19	GPI	- EXT PU	+3VS
GPIO 20	GP0	- INT PD*	+3VS
GPIO 21	GPI	- EXT PU	+3VS
GPIO 22	GPI	BT_DET# EXT PU	+3VS
GPIO 23	Native	ICH_LDRQ1# INT PU	+3VS
GPIO 24	GP0	WLAN_ON	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GP0	BT_ON	+3VSUS
GPIO 28	GP0	BT_LED	+3VSUS
GPIO 29	Native	USB_OC#5	+3VSUS
GPIO 30	Native	USB_OC#6	+3VSUS
GPIO 31	Native	USB_OC#7	+3VSUS
GPIO 32	GP0	PM_CLKRUN#	+3VS
GPIO 33	GP0	- INT PU*	+3VS
GPIO 34	GP0	-	+3VS
GPIO 35	GP0	-	+3VS
GPIO 36	GPI	- EXT PU	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC01#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3#	+3VSUS
GPIO 43	Native	USB_OC4#	+3VSUS
GPIO 44	Native	CLK_DEC#	+3VSUS
GPIO 45	Native	CLK_ACC	+3VSUS
GPIO 46	Native	NEWCARD_OC#	+3VSUS
GPIO 47	Native	UNDocking#	+3VSUS
GPIO 48	GPI	EMAIL_LED# EXT PU	+3VS
GPIO 49	GP0	GPU_RST# INT PU*	+3VS
GPIO 50	Native	PCI_REQ#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT PU*	+3VS
GPIO 52	Native	PCI_REQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT PU*	+3VS
GPIO 54	Native	PCI_REQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT PU*	+3VS
GPIO 56	GPI	- EXT PU	+3VSUS
GPIO 57	GPI	- EXT PU	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT PU*	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	LINKALERT#	+3VSUS

EC GPIO	Use As	Signal Name	Power
GPA0	GP0	PWR_LED_UP#	
GPA1	GP0	CHG_LED_UP#	
GPA2	GP0	BATSEL_3S#	
GPA3	-	-	
GPA4	GP0	LCD_BL_PWM	
GPA5	GP0	FAN0_PWM	
GPA6	GP0	BAT1_CNT1#	
GPA7	GP0	BAT2_CNT1#	
GPB0	GP0	CHG_EN#	
GPB1	GP0	PRECHG	
GPB2	GPI	DISTP#	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GP0	PM_RSMRST#	
GPC0	GPI	MARATHON#	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GP0	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GP0	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GP0	3G_ON#	
GPD0	GPI	PWRLIMIT#	
GPD1	ALT	PM_S4_STATE#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GP0	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	COLOREN#	
GPE0	GP0	VSUS_ON	
GPE1	GP0	SUSC_EC#	
GPE2	GP0	SUSB_EC1#	
GPE3	GP0	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	BAT2_IN_OC#	
GPE6	GPI	LID_SW#	
GPE7	GP0	PM_THERM#	
GPF0	GPI	BLUETOOTH#	
GPF1	GPI	WIRELESS#	
GPF2	ALT	PS2_CLK_5S_PD	
GPF3	ALT	PS2_DATA_5S_PD	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GP0	THRO_CPU	
GPF7	GP0	PS_SHDN#	
GP00	GPI	INSTANT_ON#	
GP01	ALT	PM_SUSB#	
GP02	GP0	BAT1_CNT2#	
-	-	-	
-	-	-	


[illegible]



38A for Penryn



+VCCP Decoupling Capacitor
(Place near CPU)



Decoupling guide from Intel


CORE	22uF/10V	r 10uF	* 32pcs
	330uF/2V		* 6pcs
VCCP	0.1uF		* 6pcs
	150uF		* 1pcs ?
	10uF		* 1pcs ?

+VCCP Mid-Frequency Capacitor

Intel: 22UF *32
F3S: 10UF *16
A7S: 10UF *1011/17
V1V: ?


+VCCP Decoupling Capacitor


Intel: 270UF *1, 0.1UF *6
F3S: 100UF *1, 0.1UF *4
V1V: ?




Thermal Trip signal (From CPU to ICH-9M and sequence)











Cap 0.1uF within 100 mils from GMCH










CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality


CFG9 : PCIE GRAPHIC LANE
HIGH = Normal Operation (Default)
LOW = Reverse Lanes

CFG16 : FSB Dynamic ODT
HIGH = Ensaible (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)



CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port



R1236
B2 Net NC



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan_Wang*

Size
A

Project Name	N20A
--------------	-------------

Rev
1.20

Date: Tuesday, June 10, 2008

Sheet 17 of 101



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan_Wang*

Size
A

Project Name

N20A

Rev
1.20

Date: Tuesday, June 10, 2008

Sheet 18 of 101



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan_Wang*

Size
A












Project Name

N20A

Rev
1.20

Date: Tuesday, June 10, 2008

Sheet 19 of 101



USB 0		USB Conn.(M/B)
USB 1		USB Conn.(M/B)
USB 2		USB Conn.(M/B)
USB 3		CARD READER(M/B)
USB 4		CMOS Camera(D/B)
USB 5		Newcard(M/B)
USB 6		ROBSON(M/B)
USB 7		WiMax(M/B)
USB 8		3G card(M/B)
USB 9		Bluetooth(M/B)
USB 10		FINGER PRINT(D/B)
USB 11		FINGER PRINT(D/B)

PCIE 1		ROBSON(M/B)
PCIE 2		WiMax(M/B)
PCIE 3		Newcard
PCIE 4		
PCIE 5		
PCIE 6		LAN

LPC		GNT#0	CS#1	(default)
PCI		11	1	1
PCI		10	1	0
SPI		01	0	1


PCI GNT#0		R2101	1	2	1KOhm	@
SB SPICS1#		R2102	1	2	1KOhm	@

PCI PME#		R2116	1	2	10KOhm
USB_OC6#		R2114	1	2	10KOhm
WLAN_ON			7	8	RN2102D
USB_OC01#			3	4	RN2102B
UNDocking#			5	6	RN2102C
USB_OC2#			1	2	RN2102A
NEWCARD_OC#			5	6	RN2103C
USB_OC3#			1	2	RN2103A
USB_OC7#			1	2	RN2103B
USB_OC4#			7	8	RN2103D


PM_Ri#		R2107	1	2	10KOhm
CLK_DEC#		R2108	1	2	10KOhm
CLK_ACC		R2109	1	2	10KOhm

Title :		SB-ICH9M(2)
ASUSTeK COMPUTER INC. NBI		Engineer: Ryan_Wang
Size		Project Name
Custom		N20A
Date: Tuesday, June 10, 2008		Sheet 21 of 101


When supporting CLK GEN Turbo PIN, UNI R2108, R2109



Master	Slave
SCL_3A SDA_3A (ICH9M)	SMB_CLK_S → SO-DIMM0; SO-DIMM1; SMB_DAT_S → Debug; WLAN Card CLK Generator
SMB0_CLK SMB0_DAT (EC)	BATTERY
SMB1_CLK SMB1_DAT (EC)	Thermal Sensor



FOR iTPM
8Mb 05G00120A010



5					4					3					2					1																																																																																																																																		
D																																																																																																																																																						
C																																																																																																																																																						
B																																																																																																																																																						
A																																																																																																																																																						
															<table><tr><td colspan="3"></td><td colspan="19">Title :</td></tr><tr><td colspan="15">ASUSTeK COMPUTER INC. NB1</td><td colspan="10">Engineer: <i>Ryan_Wang</i></td></tr><tr><td colspan="2">Size</td><td colspan="18">Project Name</td><td colspan="2">Rev</td></tr><tr><td colspan="2"><i>A</i></td><td colspan="18">N20A</td><td colspan="2" rowspan="2"><i>1.20</i></td></tr><tr><td colspan="15">Date: <i>Monday, June 09, 2008</i></td><td colspan="10">Sheet <i>27</i> of <i>101</i></td></tr></table>													Title :																			ASUSTeK COMPUTER INC. NB1															Engineer: <i>Ryan_Wang</i>										Size		Project Name																		Rev		<i>A</i>		N20A																		<i>1.20</i>		Date: <i>Monday, June 09, 2008</i>															Sheet <i>27</i> of <i>101</i>																			
			Title :																																																																																																																																																			
ASUSTeK COMPUTER INC. NB1															Engineer: <i>Ryan_Wang</i>																																																																																																																																							
Size		Project Name																		Rev																																																																																																																																		
<i>A</i>		N20A																		<i>1.20</i>																																																																																																																																		
Date: <i>Monday, June 09, 2008</i>															Sheet <i>27</i> of <i>101</i>																																																																																																																																							
5					4					3					2					1																																																																																																																																		

D

C

B

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan_Wang*


Size
A

Project Name	N20A
--------------	-------------

Rev
1.20

Date: Monday, June 09, 2008

Sheet 28 of 101



PEREQ#1

0: Enable control SATACLK & PCIEX0 / 6 through I2C
1: Disable SATACLK & PCIEX0 / 6 Controlled

PEREQ#2

0: Enable control PCIEX1 / 8 through I2C
1: Disable PCIEX1/8 Controlled

PEREQ#3

0: Enable control PCIEX 4 / 2 through I2C
1: Disable PCIEX 4 / 2 Controlled

PEREQ#4

0: Enable control PCIEX 7 / 5 / 3 through I2C
1: Disable PCIEX 7 / 5 / 3 Controlled

Pin5	Pin9	Pin14/15	Pin17/18
SELPCIE0_LCD# PCI3 = 0 (low)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE9 DOT96	27FIWSS LCD
SELPCIE0_LCD# PCI3 = 1 (high)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE9# DOT96	PCIE0 PCIE0

Latched Input Select

Decide pin 43/44

0 = SRC CLK
1 = CPU_ITP CLK

(Pin8) ITP_EN
33PCIF0

Decide pin 40/41

0 = PCIECLK
1 = PEREQ#

(Pin64) REQ_SEL#
33PCIO

Decide pin 17/18

0 = LCDCLK
1 = PCIEX

UMA Unmount R2907.

(Pin5) SELPCIE0_LCD#
33PCIF3

(Pin9) 33PCIF1 R2916
33PCIF1 R2909

Decide pin 17/18

SELLCD_27# = 0:
pin14/15=PCIEX_9L
pin17/18=27FIX/I27SS

SELLCD_27# = 1:
pin14/15=DOT_96MHzL
pin17/18=LCD_SSCGT/PCIE_L0

	FSLC	FSLB	FSLA
BCLK	667	0	1
FSB	800	0	1
BSEL2	0	0	0
BSEL1	1	1	0
BSEL0	0	0	0

Reserved

+VCCP

R2910 1KOhm
R2912 1KOhm
R2914 1KOhm
R2911 1KOhm
R2913 0Ohm
R2915 0Ohm
FSLA
FSLB
FSLC
R2996 1KOhm
R2998 1KOhm
R2990 1KOhm

For 3G

+3VS_CLK_VDD
+3VS_CLK_VDDA
+3VS_VDDPCI
+3VS_VDD48

C2930 47PF/50V
C2931 47PF/50V
C2932 47PF/50V
C2933 47PF/50V

ASUS

ASUSTeK COMPUTER INC. NBI

Engineer: **Ryan_Wang**

Size: Custom

Project Name: **N20A**

Date: Wednesday, June 04, 2008

Sheet 29 of 101

Rev 1.20

	R2902	R2903	R2920
363: VREF	1K	330	UNI
364: TURBO	UNI	10K	0
364:NO TBO	UNI	UNI	UNI

Int PU/PD R=120K ohm.
Int PU: pin 5,9,32,33,34
Ext PD: pin 64


For Battery

Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.

In Page 60


For Switch

PWR SWITCH




Layout note: close to IT8752

LID SWITCH




Layout note: close to IT8752



close to connector

Note:
LID_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.


Keyboard Connector





Each IC needs 2~3 vias to ground.

Follow F9J Keyboard

EMI decoupling recommendation.
Need put between KB connector and KBC,
and close to the connector as possible.





















	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size <i>A</i>	Project Name N20A		Rev <i>1.20</i>
Date: <i>Monday, June 09, 2008</i>		Sheet <i>39</i> of <i>101</i>	





LID SENSER







CARD READER






Stabilize +3V_CR, if +3_CARAD consume large in-rush current.

XD Max: 120mA

Please as close to card reader socket as possible.


Fix MS Duo Adaptor short issue. (SD_DAT1, SD_DAT2, XD_GND short, XD_CD# may be possible short) Only SD2 disconnect










NEW CARD CONNECTOR J4301 12G161320267 replace 12G21510260G




LPC DEBUG PORT




LCD Power



7S6P LED PANEL
+LED_VCC=3.3Vx7=23.1V
I=20mAx6=0.12A






Place close to J4601



5	4	3	2	1
D				D
C				C
B				B
A				A

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size <i>A</i>	Project Name N20A		Rev <i>1.20</i>
Date: <i>Monday, June 09, 2008</i>		Sheet	<i>47</i> of <i>101</i>

Close J4801



SDVO_CTRLDATA=HDMI_DDC_DATA
Strapping:
Low = No SDVO/HDMI (default)
High = SDVO/HDMI

HDMI CONNECTOR J4801 12G24110193T replace 12G24110191L.



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan_Wang*

Size

A

Project Name

N20A


Rev

1.20

Date: Monday, June 09, 2008


Sheet 49 of 101

Thermal Sensor




1st source: 06G023096010 TEMP.SENSOR G780P11U SOP-8 GMT
2nd source: 06G023026012 TEMP SENSOR MAX6657YMS+ SOP-8 MAXIM

DC FAN Control








SATA HDD




ODD

CHANGE NEW PART NUMBER







USB CONNECTOR J5201 & J5202 12G13101004Y replace 12G130011045.






	A	B	C	D	E
1					
2					
3					
4					
5					

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size A	Project Name N20A		Rev 1.20
Date: Monday, June 09, 2008		Sheet	55 of 101











DC IN



R1218
DC-IN CONNECTOR J6001 12G171020041 replace 12G080310046


BAT IN




R1253 EMI

R1244

For bluetooth



For side SW





D

C

B

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan_Wang*




Size
A

Project Name	N20A
--------------	-------------



Rev
1.20

Date: Monday, June 09, 2008


Sheet 64 of 101




FOR WLAN (TOP)



FOR WLAN (BOTTOM)




GPU SCREW NUT









GPU NUT P/N: 136921938001
H22 SCREW HOLE P/N: S81907
H23 SCREW HOLE P/N: S81821

E-SATA Connector



CMOS Camera Connector







		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	N20A	1.20	
Date: <i>Monday, June 09, 2008</i>		Sheet	68 of 101

N20A Revision History

Rev	Date	Description
1.1	2008/3/1	S/R Release
1.2	2008/6/10	E/R Release 1. Modify BT253 pin1 and pin4 assignment with new BT253 cable. (P61) 2. Exchange CRT buffer output VSYNC & HSYNC signal. (P46) 3. Modify signal net from LID_SW# to LIDSW#. (P45) 4. Delete Power Board connector J5601 pin1 LID_SW# signal . (P56) 5. Add LPC TPM Module schematic . (P22,P29,P62) 6. Mount Q3303 for RTL8111C BUF_PLT_RST# leakage voltage. (P33) 7. Exchange +EVDD12 R3321 from bead to 0 Ohm for RTL8111C. (P33) 8. Add C3326 0.1uF for design IP and delete power control for LAN IC (P33) 9. Modify SCX338 & SCX339c ap value from 0.01 to 0.22uF for GMT suggestion. (P98) 10. Modify SC403 & SC405 cap value from 1uF and 0.47uF for GMT suggestion. (P99) 11. Modify SR408 & SR406 value from 47K to 24K Ohm for Gain suggestion. (P99) 12. Modify ACZ_RST# control signal for AMP mute function. (P99) 13.Delete CAP_LED MOS for costdown issue . (P30,P56) 14.Change Part Number 12G16022050S for ME request . (P58 & P96) 15.Unmount control THRO_CPU schematic from EC PM_THERM#_EC. (P3) 16. NEW CARD CONNECTOR J4301 12G161320267 replace 12G21510260G.(P43) 17.POWER BOARD CONNECTOR J5601 12G183301406 replace 12G183301404. (P56) 18.DC-IN CONNECTOR J6001 12G171020041 replace 12G080310046.(P60) 19.USB CONNECTOR J5201 & J5202 12G13101004Y replace 12G130011045. (P52) 20. Modify L0401 to 0Ohm for Intel schematic suggestion.(P4) 21. Modify DDRII DIMM 0.1uF capacitor location for layout issue.(P9) 22. Modify SM_LINK0 and SM_LINK1 schematic from P24 to P22.(P22,P24) 23. Delete Old LCD discharge schematic D4503 and R4509.(P45) 24. Delete unmount control signal PM_THERM# from CPU & ECschematic.(P22) 25. Delete unmount control signal CLK_EN# from +VCORE ICschematic.(P22) 26. Modify HDMI level shifter schematic for second source request.(P32) 27. Unmount HDCP BOM.(P26) 28. HDMI CONNECTOR J4801 12G24110193T replace 12G24110191L..(P48) 29. Modify BT253 power control function for power saving. (P61) 30. Modify FINGER PRINTER GPIO power control function for power saving. (P30,P58) 31. Exchange BATSEL_CAP28# GPIO power control function for power saving. (P30) 32. Modify GPIO netname CMOS_PWR_CNT# . (P30) 33. Delete Card Reader power control function for power saving. (P42) 34. Modify power control function for power saving. (P66) 35. Delete LAN RTL8111C power control function for power saving. (P33) 36. Modify Intel GM45 pin B2 to NC and pin AJ6 to GND.(P15,P11) 37. Modify iAMT_MPWROK signal for Intel suggest schematic. (P11,P22,P30) 38. Modify iTPM SPI_SI connect to +3VS.(P21) 39. Add PM_PWROK R2234 10K Ohm to GND for Design IP suggestion. (P22) 40. Unmount C2328 10uF for Intel LAN IC power plane.(P23) 41. Add +5VSUS termination 10 Ohm for Intel suggested schematic .(P23) 42. Modify iTPM SPI_CLK termonation R2505 to 0 Ohm.(P25) 43. Delete resistor to GND for Shirley and Echo peak module.(P53) 44. Delete varistor for battery SMB_DAT and SMB_CLK signal.(P60) 45.Unmount SR3616 and SR315 for realtek suggestion.(P99) 46. Modify SR502 to 1K Ohm for realtek suggest 1K Ohm for ESD (P100) 47. Modify SC607 and SC608 to 100PF/250Vfor Design IP.(P101)

Rev	Date	Description
		48. Modify 0805 0Ohm between GND_LAN and GND_S.(P101) 49. Modify MARATHON# to +3VA power plane for express gate. (P30) 50. Add C2921 & C2924 & C2925 & C4524 for 3G request. (P45) 51. Exchange USB ESD IC D6601 to IP4223 for cost down issue.(P66) 52. Exchange USB ESD IC D5201 and D5202 to IP4223 for cost down issue.(P52) 53. Add 0.1uF C4529 & C5603 & C5821 & C5822 & C6010 & C6103 & C6103 & C6755 and C6757 for EMI request.(P45,P56,P58,P66,P61,P67) 54. Modify NEWCARD Power switch AUXIN pin17 to +3V for winbond second source.(P43) 55.Modify EC8752 pin GPJ4 to DRAM_THROTTLE# function.(P30)
1.2	2008/5/29	Power Note : 1. R9106 from 27k change to 22k. 2. R9109 from 56k change to 62k. 3. R8035 0 ohm deleted. Because EE no need CLK_EN# signal. 4. C8808 from 1206 size change to 0805 size.(11G235247512320) 5. Q8007,Q8000,Q8004,Q8003 from IRF7413ZPBF change to IRF8714PBF for cost down. 6. Q8001,Q8005,Q8006,Q8002 from IRF7836PBF change to IRF8736PBF for cost down. 7. R8214 from 95.3k change to 82.5k.



5					4					3					2					1				
D																								
C																								
B																								
A																								
										 Title : Cantiga-POWER(5) ASUSTeK COMPUTER INC. NB1 Size A Project Name U6V Rev 1.0														
										Date: Monday, June 02, 2008 Sheet 77 of 101														
5					4					3					2					1				



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *<OrgAddr1>*

Size

A

Project Name


U6V


Rev

1.0

Date: Monday, June 02, 2008


Sheet 79 of 101






<Variant Name>

ASUS		Title : POWER_I/O_1.5VS & 1.05VS	
ASUSTeK COMPUTER INC. NB		Engineer: Louis Lin	
Size Custom	Project Name N20A	Rev 1.2	
Date: Monday, June 02, 2008	Sheet 82	of 101	



<Variant Name>



<Variant Name>




ASUSTeK COMPUTER INC. NB

Title : POWER_IO_ +1.25VS&+2.5VS

Engineer: *Louis Lin*

Size	Project Name	Rev
Custom	N20A	1.2

Date: Monday, June 02, 2008Sheet 84 of 101



<Variant Name>

		Title : POWER_VGA_CORE & LIVSP	
ASUSTek COMPUTER INC. NB		Engineer: <i>Louis Lin</i>	
Size	Project Name		Rev
Custom	N20A		1.2
Date: Monday, June 02, 2008		Sheet	85 of 101

D

C

B

A

<Variant Name>



Title :POWER_SHUTDOWN#

ASUSTeK COMPUTER INC. NB

Engineer: *Louis_Lin*

Size
Custom


Project Name	N20A
--------------	------

Rev	
1.2	

Date: Monday, June 02, 2008

Sheet 87 of 101

POWER PATH & BAT_LEARN



3

C

B

A

D

C

B

A

<Variant Name>



Title : N/A

ASUSTeK COMPUTER INC. NB

Engineer:

Size	Custom
------	--------


Project Name	
--------------	--

Rev	
1.2	


Date: Monday, June 02, 2008

Sheet 89 of 101


BATTERY IN DETECT




ADAPTER IN DETECT




+2.5VREF





THERMAL PROTECT




SUSB#_PWR POWER



SUSC#_PWR POWER




POWER GOOD DETECTOR






FOR POWER TEST



<Variant Name>

ASUS®		Title :POWER_SIGNAL	
ASUSTeK COMPUTER INC. NB		Engineer: Louis Lin	
Size Custom	Project Name N20A	Rev 1.2	
Date: Monday, June 02, 2008		Sheet	93 of 101



<Variant Name>



Title :POWER_TFT-LED DRIVE


ASUSTeK COMPUTER INC. NB

Engineer: *Louis_Lin*


Size	Project Name	Rev
Custom	N20A	1.2

Date: *Monday, June 02, 2008*Sheet 94 of 101



Non-IAMT





SUB CONN





FOR MDC (TOP)




FOR 3G (TOP)




SUB USB CONN






SCREW HOLE




FIXED HOLES





PC BEEP





Audio Power


FOR ADJUST MODE:

$$V_o = 1.25 * (1 + R_{3706} / R_{3705})$$

$$= 1.25 * (1 + 100K / 34.8K) = 4.84$$



For 36



Input impedance: 64K ohm(Typical)

Colay ALC663 & 888S



ALC663

Mount SR325, SR326 for Headphone
SR311 for jack sense
SC325 & SC326 for CHARGE PUMP
SR330 for Internal MIC


ALC888S

Mount SR327, SR328 for Headphone
SR308 for jack sense
SR329 for Internal MIC


ALC663 CHARGE PUMP




MUTE CONTROL



HP & SPDIF CONN



FOR ALC663 CAP-LESS




Colay ALC663 & 888S

Mount SR429, SR430 for CAP less


ALC888S
Mount SCEX401, SR420, SRX418
SCEX402, SR421, SRX419

Removed the SPDIF power control signal. When HP jack sense enable, the driver must turn off the SPDIF.




2'nd source:


TI/TPA6205A1DGNRG4, P/N: 06G045099110




AMP POWER



For 3G




EXTERNAL MICROPHONE




Reserved the external MIC bias(T filter).

INTERNAL MICROPHONE



MODEM



FOR MDC (TOP) H3501 & H3502

