


A3G BLOCK DIAGRAM



FILE LIST

- 01_BLOCK DIAGRAM
- 02_POWER DIAGRAM
- 03_CPU-DOTHAN(HOST)
- 04_CPU-DOTHAN(PWR)
- 05_THERMAL
- 06_NB-MCHM1
- 07_NB-MCHM2
- 08_NB-MCHM3
- 09_DUAL_DDR
- 10_DDR_TERMINATION
- 11_VGA_M11-Disp Sys
- 12_VGA_M11-Mem IF
- 13_VGA_M11-PWR/GND
- 14_VGA_M11-VM TERMINATION
- 15_VGA_M11-Video RAM
- 16_BACKLIGHT&LCD CON
- 17_TV-OUT & CRT CON
- 18_ICH4-M(HUB_PCI)
- 19_ICH4-M(IDE_AC97)
- 20_ICH4-M(USB_PM)
- 21_ICH4-M(POWER)
- 22_CLOCK-ICS950815
- 23_LAN-RTL8100CL
- 24_MINIPCI
- 25_CB1394-R5C593(1)
- 26_CB1394-R5C593(2)
- 27_PCMCIA SOCKET
- 28_IDE-HD
- 29_IDE-ODD
- 30_KBC-M38857
- 31_SuperI/O&FWH
- 32_IR&LPT_PORT
- 33_DEBUG PORT
- 34_CODEC-ALC650
- 35_AUDIO AMP
- 36_MIC
- 37_MDC&RJ45&RJ11
- 38_USB
- 39_FAN&Audio DJ
- 40_FUNCTION KEY
- 41_PWR & RESET SEQ
- 42_VCORE
- 43_VGACORE
- 44_SYSTEM
- 45_2.5V&1.5V&1.35V&1.05V
- 46_1.25V&1.8V
- 47_PIC16C54C
- 48_CHARGER
- 49_AC_BAT_SYS
- 50_BATLOW/SD#
- 51_LOAD SWITCH
- 52_SCREW_HOLES
- 53_Clock Map
- 54_Platform Power Delivery Map
- 55_System Power Sequence(1)
- 56_System Power Sequence(2)
- 57_Revision History




[illegible]

```

                                <8> H_DINV
                                <8> H_DSTB
                                <8> H_DSTB
p
Here IERR# is not routed as
a test point or to any
optional system receiver



```

RESET# Signal Routing with
NO ITP700FLEX Connector



Target VCC (Std Voltage) :
HFM: 1.308V
LFM: 0.956V
Target Deeper Sleep Vcc =
0.745 V


TDP:
21W (Std Voltage)
10W (Low Voltage)
5W (Ultra Low
Voltage)



Mid Frequency
Decoupling (Place
around Processor)

High Frequency
Decoupling (Place
underneath
Processor) using
10uF/6.3V X5R

+VCCORE
Bulk
Decoupling



+VCCP (CPU) Decoupling Capacitor (Place near CPU)




Two 150-UF PoSCAPS with an ESR of 36 mOhm(Typ) should be used for bulk decoupling. One capacitor should be placed next to the processor socket and one capacitor in close proximity to the MCH package.

Ten 0.1-UF X7R capacitors in a 0603 form factor should be placed on the secondary side of the motherboard under the processor socket cavity next to the VCCP pins of the processor. Five capacitors should be spread out near the data signal side and five capacitors near the Address signal side of the processor socket's pin-map.

Route H_THERMDA and H_THERMDC on the same layer
Route VGA_THEM_DP and VGA_THEM_DN on the same layer


-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS

Avoid BPSB,Power






DDR_DATA[63:0] <9.10>
DDR_DQS[7:0] <9.10>


Close to MCH




Intel suggested that DDR_VREF should be turned off in S3-S5. But measure the leakage because there is no +V2.5S.






Place C605, R619, R620 close to U601.P26



All decoupling capacitances should Be placed near to the associated pins.








Address	Value	Comment
DOR.DAT02	1	16 RN604A
DOR.DOS0	2	16 RN604B
DOR.DAT04	4	16 RN604C
DOR.DAT07	4	16 RN604D
DOR.DAT08	4	16 RN604E
DOR.DAT09	4	16 RN604F
DOR.DAT10	7	16 RN604G
DOR.DAT11	8	16 RN604H
DOR.DAT17	7	16 RN605A
DOR.DAT16	2	16 RN605B
DOR.DAT15	2	16 RN605C
DOR.DAT22	4	16 RN605D
DOR.DAT21	5	16 RN605E
DOR.DAT20	5	16 RN605F
DOR.DAT11	7	16 RN605G
DOR.DAT10	8	16 RN605H
DOR.DOS1	2	16 RN605A
DOR.DAT09	2	16 RN605B
DOR.DAT13	4	16 RN605C
DOR.DAT13	4	16 RN605D
DOR.DAT14	5	16 RN605E
DOR.DAT12	4	16 RN605F
DOR.DAT08	6	16 RN605G
DOR.DAT03	6	16 RN605H
DOR.DAT05	2	16 RN605A
DOR.DAT41	2	16 RN605B
DOR.DAT40	3	16 RN605C
DOR.DAT39	3	16 RN605D
DOR.DAT38	6	16 RN605E
DOR.DAT37	8	16 RN605F
DOR.DAT37	8	16 RN605H
DOR.DAT36	7	16 RN605G
DOR.DAT40	7	16 RN605H
DOR.DAT40	7	16 RN605B
DOR.DAT46	4	16 RN605D
DOR.DAT47	4	16 RN605E
DOR.DAT44	6	16 RN605F
DOR.DAT45	5	16 RN605G
DOR.DAT43	5	16 RN605H
DOR.DAT42	8	16 RN605A
DOR.DAT38	1	16 RN605A
DOR.DAT50	3	16 RN604C
DOR.DAT50	3	16 RN604D
DOR.DAT55	5	16 RN604D
DOR.DAT52	5	16 RN604F
DOR.DAT53	0	16 RN604F
DOR.DOS6	8	16 RN604H
DOR.DAT62	1	16 RN603A
DOR.DAT61	1	16 RN603B
DOR.DAT60	4	16 RN603D
DOR.DAT61	4	16 RN603E
DOR.DAT60	5	16 RN603E
DOR.DAT58	6	16 RN603F
DOR.DOS7	8	16 RN603G
DOR.DAT57	8	16 RN603H


<6,9> _DDR_DQS[7:0]


```
<9> _DDR_WE#
<9> _DDR_BS0#
```

- | Place one cap between every 2 pullup resistors to +V1.25S





These chip capacitors should be placed equidistantly near the termination resistors












M11-P: Internal PD, not stuff R1
M9+X: stuff R1


placed BEAD close to CON1







Backlight: Level Control

placed BEAD close to CON1603

USB PORT 1 for CAMERA
USB PORT 0 for WLAN




LCD CON





Strap
Option

Default: Pull-Down
Pull-High for Hub
Interface 1.5
Buffer Mode



Use Daisy-Chain Topology





design guideline recommend 8.2k Ohm

PCI_REQ#	PCI_REQ#?
CB&1394	PCI_REQ#0
MINIPCI	PCI_REQ#1
LAN	PCI_REQ#2

IDSEL	PCI_AD?
CB&1394	PCI_AD21
MINIPCI	PCI_AD20
LAN	PCI_AD16

Place R&C close to U20.M23 and U20.R22. If it is difficult to match 3", should generated two local reference voltage circuit







FS4	FS3	FUNCTION
0	0	100MHZ(D)
0	1	133MHZ
1	0	200MHZ
1	1	166MHZ

CLK33 GROUP:
In L4 or L6
Breakout
W/S:5/20mils(<=0.3")
Group Space >=20mils
Length Match
:same as
CLK66


CLK66 GROUP:
In L4 or L6
Breakout
W/S:4/20mils(<=0.3")
Group Space >=20mils
Length Match
: +/-100 mils




靠近CPU和MCH,以確保BCLK信號品質.



Place R421 and R422 close to RTL8100CL
Place R423 and R424 close to Magnetics








R2307 should be placed near to the
RTL8100C(L) but away from signal
traces (i.e. L_TDP+/-, L_RD+/-) and
clock signals as far as possible.




C2304, C2305 should be placed close to
the power pins 3,7,20 as possible.

The Crystal should be placed
far away from I/O ports,
important or high frequency
signal traces (Tx, Rx, power),
magnetics or board edges.




pull up to
VccSus3_3
by internal
pull-up
resistor



The RTL8100CL should be placed
as close as possible to
the 10/100M magnetic U3701.
(Less than 12cm)





Q1: Suspect that 802_ACTLED&802_LINKLED control 802_leden# together, so 802_leden# on page "function key" should be output rather than input





Memory Card Detect

FUNSEL1	FUNSEL0	
0	0	Not support
0	1	SmartMedia
1	0	MC/SD
1	1	Memory Stick

MC_CD#:MEMORY CARD DETECT




TURN-ON VOLTAGE 0.37V




REXT/VREF/FIL0: To implement as close as possible to r5c593 to apply shield gnd


CB POWER SWITCH






CB DE-BOUNCE




CB SOCKET









Super I/O





FWH



IR









LAYOUT SWAP




PRINT PORT

PCMCIA DEBUG CARD








Headphone





Line-IN







$$f(\text{highpass}) = \frac{1}{2\pi \cdot 3.14 \cdot C(IL) \cdot R(IL)} = 500$$

$$f(\text{lowpass}) = \frac{1}{2\pi \cdot 3.14 \cdot C(150P) \cdot R(10K)} = 106K$$











USB PORT 3 & PORT 5


C & L Co-Lay



USB PORT 2 & PORT 4


C & L Co-Lay

USB PORT 0 for WLAN




choke位置的原因,Port 0 正負與其他Port相反 (93/17)


USB PORT 1 for CAMERA




Fan Speed Control




Audio DJ







Power4 Gear
FOLLOW A3N




E-Mail
FOLLOW A3N




Internet
FOLLOW A3N








Touchpad Disable
FOLLOW A3N




Power Switch
FOLLOW A3N










DC Power Jack






[Q] Can 'PM_VGATE delay 1ms' be removed?
A: Can't remove it. boot failed if removed. But C4101 can be removed.
















M10/M11:


R4306 = 10KOhm, 10-004401030
R4308 = 2KOhm, 10-004412020
R4309 = 00hm, 10-004400000






























G3N Platform Power Delivery Map




AC Mode:



AC MODE



BAT MODE



REVISION HISTORY

SCHEME REV.	DATE	REVISION DESCRIPTION
0.1	2004/02/04	Preliminary based on A3N/M3N Add M11-P
0.2	2004/02/06	Fix DRC errors P51: Remove +1.5V0 to +V1.5S switch P46: one of +V3.3A source is Optional, need be Identified Add Power Jumpers
0.3	2004/02/10	Add 54_Clock Map and 55_Platform Power Delivery Map (Created by Eddy) Fix Power Sequence error Change some Circuit to optional Update parts status and part type
0.4	2004/03/18	Add audio codec to 6 channel output Add VGA compatible with M9+X Add comment on Comp. placement Remove TV-OUT function Merge USB CON of WLAN and Camera with Planel Power CON Remove series termination resistors of DQ and MA between VRAM and GPU Change part package Add WLAN RF en/disable Add Battery Selection Modify Audio Amplifier Circuit Modify Audio DJ & Function Key Add System Power Sequence Add Screw Holes
1.0	2004/04/12	Add two local Hublink Ref. Voltage cirtcuit Rename the parts reference Release for Sample Run