





A7K Block Diagram




A7K POWER ON SEQUENCE BLOCK









DRAM_VTT 0.9V



Between the socket and DIMMs, as close as possible to the socket



place under socket on bottom side






Capacitors are placed between the socket and DIMMs, as close as possible to the socket






Near the socket on the +1.2V_HT pour






place behind DIMMs





place behind DIMMs




















I change to 09G023472000!!!

TV OUT


CRT OUT





PLACE ESD Diodes near TV port














PLACE ESD Diodes near VGA port









ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V






1A7K






EC ADC Battery

12.6V



Adaptor


19V




```

BADDR[1:0]
No pull up:
    The register pair to access PNP_CFG is 002Eh and
    002Fh
Ext 10K up on BADDR0:
    The register pair to access PNP_CFG is 004Eh and
    004Fh
Ext 10K up on BADDR1:
    The register pair to access PNP_CFG is determined
    by EC domain registers SWCBALR and SWCBARR

```



```
SHBM
No pull up:
    disable shared memory
with host BIOS
Ext 10K up:
    enable shared memory
with host BIOS
```



```

No pull up:
  Normal
Ext 10K up:
  KBS interface pins are switched
  to parallel port interface for
  in system programming

```

ISA ROM


(8Mbits)

SST-PLCC32 4Mbits Flash ROM
PN:05G001014110
(FLASH SST SST39VF040-70-4C-NHE
4M-70 PLCC-32)

```

25 If need to use 8Mbits ISA
26 ROM, could choose
27 ST39LF080.
28 But it does not have PLCC32
29 package.
30 ASUS does not have part
31 number yet.

```




EC Hardware Strap





strap value sampled after
VSTBY power up reset

$FL = 590 \text{ Hz}$
 $FH = 23.4 \text{ KHz}$



































FL = 33.9 Hz
FH = 1.942 KHz






MDC






















1. CLOSE TO R5C832
2. The area is as compact as possible length=10 mm
3. TPA Pair and TPB pair mismatch<2.5mm
4. No via recommend , maximum is one.
5. Total length=50 mm
6. Differential impedance is 110 ω 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm









NOTE: M72M HAS 64 BIT CHANNEL A MEMORY ONLY











A7K TOP VIEW

LED	LED	LED	LED	SW	SW	SW	SW
-----	-----	-----	-----	----	----	----	----


BT SATA/IDE NumLock CapLock MARATHON P4PHONE CLOREN DISTP

SW	LED	SW	SW	SW	SW	LED	LED	LED	LED
----	-----	----	----	----	----	-----	-----	-----	-----

DJ DJ BWARD FWARD STOP PLAY POWER CHARGE EMAIL WLAN




Launch Board Conn.




PIN: 12G183401503


DJ Board Conn.




POWER SWITCH








DJ SWITCH





LID SWITCH










DC_IN Conn.










2.5V_REG FOR ATI M66(remove) 12/14


+2.5VS

+1.5VS




<Variant Name>

ASUS		Title : POWER_IO_+3VA & +2.5V	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	A7K		11
Date:	2007 06 14	Sheet	99 of 69





← Kennedy Zhang →





<Variant Name>		ASUS		Title : POWER_SHUTDOWN	
<OrigName>		Engineer:			
Size	Project Name			Rev	
Custom	A7K			1	1
Date: JUN 14 2007		Sheet 62 of 69			

Kennedy Zhang

POWER PATH & BAT_LEARN

- AC_N Threshold: 2.048Vmax AD_DOCK_IN
= 17.44V active
- Adapter (optional): (0.075V/Rsense(ADIN)(TVCL5_VREF)
Rsense(ADIN): 0.01 ohm
TVCL5: 3.280V
> 1100mA: 5.797A
> Constant Power: 18.5.797A 110W
- Charge Current (mg): (0.075V/Rsense(CHG5)(VCTL5_V)
Rsense(CHG5): 0.025 ohm
VCTL5_V: > long: 2.5A
VCTL5: 1.68V > long: 1.4A
- Vbat: Cb1 * (Vbat - (VCTL5 - 1.8V) / 9.52))
VCTL5: 1.68V
> Vbat: 4.2V
- Mode pin: Vmode > 2.8V (H to LDO pin) > 4 Cells
2.0 < Vmode < 1.8V (Status) > 3 Cells
0.8 < Vmode (H to LDO pin) > Learning mode
- VCTL5 < 0.8V or DC_N < 7V > Charger Disable
- Precharge current: 150mA







<Variant Name>		ASUS		Title : NA	
<OrigName>		Engineer:			
Size	Project Name			Rev	
Custom	A7K			1 1	
Date: JUN 14 2007				Sheet	64 of 69

Kennedy Zhang


BATTERY IN DETECT




ADAPTER IN DETECT



+2.5VREF




BATCON




<Var ant Name>

ASUS		Title : POWER_DETECT	
<OrigName>		Engineer: Tanner Zhang	
Size	Project Name	Rev	
Cus om	ATK	1.1	
Date:	2007/11/14	Sheet	65 of 69


SUSC#_STAGE POWER



SUSC#_PWR POWER





9/29 SR




9/29 SR



12/11




12/14 charger for ATI SLI



<Var ant Name>

POWER GOOD DETECTOR




<Variant Name>

ASUS		Title : POWER_PROTECT	
<OrigName>		Engineer:	
Size	Project Name	Rev	
Cus om	ATK	1.1	
Date:	2007/07/14	Sheet	67 of 69




FOR POWER TEST



<Var ant Name>

ASUS		Title : POWER_SIGNAL	
<OrigName>		Engineer:	
Size	Project Name	Rev	
Cus om	ATK	1 1	
Date: JUN 14 2007	Sheet 66	of 69	

Kennedy Zhang



Kennedy Zhang