

SCHEM, MLB, M59

09/19/2006

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		463525	PRODUCTION RELEASE	9/19/2006	9/19/2006

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	N/A
3	Power Block Diagram	N/A
4	BOM Configuration	N/A
5	Functional / ICT Test	N/A
6	Signal Aliases/Misc Comps	N/A
7	CPU 1 OF 2-FSB	(MASTER)
8	CPU 2 OF 2-PWR/GND	(MASTER)
9	CPU Decoupling & VID	(MASTER)
10	CPU MISC1-TEMP SENSOR	(MASTER)
11	CPU ITP700FLEX DEBUG	(MASTER)
12	NB CPU Interface	(MASTER)
13	NB PEG / Video Interfaces	(MASTER)
14	NB Misc Interfaces	(MASTER)
15	NB DDR2 Interfaces	(MASTER)
16	NB Power 1	(MASTER)
17	NB Power 2	(MASTER)
18	NB Grounds	(MASTER)
19	NB (GM) Decoupling	M59_MG 07/25/2006
20	NB Config Straps	(MASTER)
21	SB: 1 OF 4	(MASTER)
22	SB: 2 OF 4	(MASTER)
23	SB: 3 OF 4	M59_MG 07/25/2006
24	SB: 4 OF 4	(MASTER)
25	SB Decoupling	(MASTER)
26	SB Misc	(MASTER)
27	M1 SMBus Connections	(MASTER)
28	DDR2 SO-DIMM Connector A	(MASTER)
29	DDR2 SO-DIMM Connector B	(MASTER)
30	Memory Active Termination	(MASTER)
31	Memory Vtt Supply	(MASTER)
32	DDR2 VRef	(MASTER)
33	CLOCKS	(MASTER)
34	Clock Termination	M59_MG 05/07/2006
35	Mobile Clocking	(MASTER)
36	PATA Connector	(MASTER)
37	FireWire Link (TSB83AA22)	(MASTER)
38	FireWire PHY (TSB83AA22)	(MASTER)
39	ETHERNET CONTROLLER	(MASTER)
40	Ethernet Connector	(MASTER)
41	Yukon Power Control	(MASTER)


Page	Contents	Sync
42	FW PHY Power Supply	(MASTER)
43	FireWire Port Power	(MASTER)
44	FireWire Ports	(MASTER)
45	Camera Connector	(MASTER)
46	External USB Connector	(MASTER)
47	Left I/O Board Connector	(MASTER)
48	PCI-E Connections	(MASTER)
49	SMC	(MASTER)
50	SMC Support	(MASTER)
51	LPC+ Debug Connector	(MASTER)
52	Thermal Sensors	(MASTER)
53	Current & Voltage Sensing	(MASTER)
54	SPI BOOTROM	(MASTER)
55	ALS Support	(MASTER)
56	Fan Connectors	(MASTER)
57	Sudden Motion Sensor (SMS)	(MASTER)
58	TPM	(MASTER)
59	IMVP6 CPU VCore Regulator	(MASTER)
60	5V / 1.5V Power Supply	(MASTER)
61	2.5V & 1.2V Regulators	M59_MG 05/07/2006
62	1.8V Supply	M59_MG 05/07/2006
63	3.3V / 1.05V Power Supplies	M59_MG 05/07/2006
64	3.3V G3Hot Supply & Power Control	M59_MG 08/01/2006
65	Power Aliases	M59_MG 05/07/2006
66	PBus-In, Batt. & 3G Pwr Connectors	(MASTER)
67	ATI M56 PCI-E	(MASTER)
68	GPU (M56) Core Supplies	(MASTER)
69	ATI M56 Core Power	(MASTER)
70	ATI M56 Frame Buffer I/F	(MASTER)
71	GPU Straps	M59_MG 07/25/2006
72	GDDR3 Frame Buffer A	(MASTER)
73	GDDR3 Frame Buffer B	(MASTER)
74	ATI M56 GPIO/DVO/Misc	(MASTER)
75	ATI M56 Video Interfaces	(MASTER)
76	Internal Display Connectors	M59_MG 07/25/2006
77	External Display Connector	M59_MG 07/25/2006
78	M59 Specific Connectors	(MASTER)
79	LVDS Interface Pull-downs	M59_MG 08/01/2006
80	Revision History	N/A
81	Napa Platform Constraints	(MASTER)
82	More System Constraints	(MASTER)
83	M59 Spacing & Physical Constraints	(MASTER)
84	M59 Net Properties	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7150	1	SCHEM, MLB, M59	SCH	CRITICAL	
820-2054	1	PCBF, MLB, M59	PCB	CRITICAL	

DRAWING
TITLE=M59_MLB
ABBREV=DRAWING
LAST MODIFIED=Mon Sep 25 10:45:58 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAPTR	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				820-2054	REV. A.0.0
				SHT 1 OF 84	



System Block Diagram


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 2 OF 84		
NONE			



Power Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	3	84	

8

7

6

5

4

3

2

1

2.16Ghz BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7849	PCBA, 2.16GHZ, 128VRAM, M59, MBP15	EEE_WTE, M59_COMMON, CPU_2_16GHZ, VRAM_SAM128

2.33Ghz BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7851	PCBA, 2.33GHZ, 256VRAM, M59, MBP15	EEE_WTG, M59_COMMON, CPU_2_33GHZ, VRAM_SAM256

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WTE]	CRITICAL	EEE_WTE
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WTG]	CRITICAL	EEE_WTG

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M59_COMMON	ALTERNATE, COMMON, M59_COMMON1, M59_COMMON2, M59_COMMON3
M59_COMMON1	BOOTROM_FINAL, ENET_LOWPOWER_EN, ENETPWR_S3AC, GPU_BB_CTL, D3CPGOOD_3V3
M59_COMMON2	ITP, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3
M59_COMMON3	MEMVTT_EN_PU, RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
VRAM_INF128	GPU_MEM_NOT_SAM, VRAM_128_INFINEON
VRAM_SAM128	VRAM_128_SAMSUNG
VRAM_INF256	GPU_MEM_256M, GPU_MEM_NOT_SAM, VRAM_256_INFINEON
VRAM_SAM256	GPU_MEM_256M, VRAM_256_SAMSUNG
M59_TPM	TPM

EXTRA TPM options:
SMC_TPM_GPI02
SMC_TPM_GPI01
SMC_TPM_PP

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
333S0376	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_INFINEON
333S0377	4	IC, SDRAM, GDDR3, 16MX32, 600MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_INFINEON
337S3391	1	IC, MDC, B2, PRQ, 2.16G, 34W, 667M, 4M, 479BGA	U0700	CRITICAL	CPU_2_16GHZ
337S3393	1	IC, MDC, B2, PRQ, 2.33G, 24W, 667M, 4M, 479BGA	U0700	CRITICAL	CPU_2_33GHZ
341S1922	1	IC, EFI, BOOTROM DEVELOPMENT (UNLOCKED), M59	U6301	CRITICAL	BOOTROM_DEVEL
341S1923	1	IC, EFI, BOOTROM_FINAL (LOCKED), M59	U6301	CRITICAL	BOOTROM_FINAL
338S0274	1	IC, SMC, HSB, 2116	U5800	CRITICAL	SMC_BLANK
341S1929	1	IC, PRGRM, SMC (NEW), M59	U5800	CRITICAL	SMC_PRGRM
338S0269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
338S0270	1	IC, 888925, CIGARET BREV XCVR, 640 QFN, NO	U4101	CRITICAL	
338S0368	1	IC, ATI, M59L-13P, GRAPHICRTL, LF 880BGA	U8400	CRITICAL	
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	TPM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	
353S1461	1	IC, 15L9504, SYNC REG CTRL, QFN48	U7530	CRITICAL	
359S0109	1	LOW POWER CLOCK SYNTHESIZER, 68PIN	U3301	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060		ALL	330uF, 2V, 5000M, D2
128S0095	128S0060		ALL	330uF, 2V, 5000M, D2
128S0081	128S0061		ALL	150uF, 6.3V, 25000M, C2
376S0448	376S0445		ALL	817806ADM for FDM6296
393S1465	393S1461		ALL	Equivalent 15L9504 for 15L9504
152S0287	152S0435		ALL	Alternate for Onboard MEM31
128S0093	128S0092		ALL	33uF, 16V, D2

BOM Configuration

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7150	A.0.0
SCALE	SHT	OF
NONE	4	84

8

7

6

5

4

3

2

1

Functional Test Points

Power Supply NO_TESTS

NO_TEST	EXPOSED_VIA	
TRUE	IMVP6 RBIAS	5907
TRUE	IMVP6 COMP	5987
TRUE	P5V85_RUNSS	6005 64A6
TRUE	P1V5S0_RUNSS	587 6004 6406
TRUE	P1V2S3_RT	6186
TRUE	P1V2S3_RUNSS	4104 6187
TRUE	P3V3S5_COMP	587 6306
TRUE	P3V3S5_FSET	587 6306
TRUE	P1V05S0_COMP	607 63A7
TRUE	P1V05S0_FSET	587 6387
TRUE	P3V42G3H_FB	6403
TRUE	GPUVCORE_COMP	6807
TRUE	GPUVCORE_FSET	6807
TRUE	GPUBBP_ADJ	6887
TRUE	GPUBBN_FB	68A3
TRUE	GPUVCORE_FB	6807
TRUE	GPUVCORE_FB_RC	6803
TRUE	GPUVCORE_ISEN	6805
TRUE	GPUVCORE_LG	6805
TRUE	GPUVCORE_PHASE	6805
TRUE	GPUVCORE_UG	6805
TRUE	IMVP6_COMP_RC	5988
TRUE	IMVP6_DFB	5986
TRUE	IMVP6_FB	5987
TRUE	IMVP6_OCSET	5906
TRUE	IMVP6_VDIFF	5907
TRUE	IMVP6_VDIFF_RC	5988
TRUE	P1V05S0_BOOT	6385
TRUE	P1V05S0_BOOT_R	6385
TRUE	P1V05S0_COMP	507 63A7
TRUE	P1V05S0_COMP_R	63A7
TRUE	P1V05S0_FB	63A7
TRUE	P1V05S0_FB_RC	63A3
TRUE	P1V05S0_FSET	507 6387
TRUE	P1V05S0_ISEN	63A5
TRUE	P1V05S0_LG	63A5
TRUE	P1V05S0_PHASE	6385
TRUE	P1V05S0_UG	6385
TRUE	P1V5S0_RUNSS	507 6004 6406
TRUE	P3V3S5_BOOT	6304
TRUE	P3V3S5_BOOT_R	6304
TRUE	P3V3S5_COMP	507 6306
TRUE	P3V3S5_COMP_R	6306
TRUE	P3V3S5_FB	6306
TRUE	P3V3S5_FB_RC	6302
TRUE	P3V3S5_FSET	507 6306
TRUE	P3V3S5_ISEN	6304
TRUE	P3V3S5_LG	6304
TRUE	P3V3S5_UG	6304
TRUE	CK410_XTAL_IN	3306

CPU FSB NO_TESTS

NO_TEST	EXPOSED_VIA	
TRUE	FSB_A L<31..3>	708 708 1204 1204 8406
TRUE	FSB_ADS L	706 1204 8406
TRUE	FSB_ADSTB L<1..0>	708 708 1204 8406
TRUE	FSB_BNR L	706 1204 8406
TRUE	FSB_BREQ L	706 1204 8406
TRUE	FSB_D L<63..0>	783 784 703 704 1286 1206 1206 8406
TRUE	FSB_DBSY L	706 1284 8406
TRUE	FSB_DINV L<3..0>	783 784 703 704 1284 8406
TRUE	FSB_DRDY L	706 1284 8406
TRUE	FSB_DSTBN L<3..0>	783 784 703 704 1284 8406
TRUE	FSB_DSTBP L<3..0>	783 784 703 704 1284 8406
TRUE	FSB_HIT L	706 1284 8406
TRUE	FSB_HITM L	706 1284 8406
TRUE	FSB_LOCK L	706 1284 8406
TRUE	FSB_REQ L<4..0>	708 1284 1284 8406

Fan Connectors

FUNC_TEST	
TRUE	=PP5V_S0_FAN_LT 5607 65A1
TRUE	FAN_LT_PWM 5686
TRUE	FAN_LT_TACH 5686
TRUE	FAN_RT_PWM 5683
TRUE	FAN_RT_TACH 5683

Battery Digital Connector

FUNC_TEST	
TRUE	SMC_BS_ALERT_L 4905 5082 6485
TRUE	=SMBUS_BATT_SCL 2701 6585
TRUE	=SMBUS_BATT_SDA 2701 6585
TRUE	GND_BATT 6585

LPC+ Debug Connector

FUNC_TEST	
TRUE	=PP3V3_S5_LPCPLUS 5104 6503
TRUE	=PP5V_S0_LPCPLUS 5104 65A1
TRUE	LPC_AD<0> 2104 4907 5104 5806
TRUE	LPC_AD<1> 2104 4907 5104 5806
TRUE	LPC_FRAME_L 2105 4907 5104 5806
TRUE	PM_CLKRUN_L 2308 4905 5104 5806
TRUE	BOOT_LPC_SPI_L 2283 4907 5184
TRUE	SMC_TMS 4985 5082 5184
TRUE	DEBUG_RST_L 2681 5184
TRUE	SMC_TRST_L 4901 5184
TRUE	SMC_TDO 4985 5082 5184
TRUE	SMC_MDI 4901 5184
TRUE	SMC_TX_L 4685 4907 5082 5083 5184
TRUE	FWH_INIT_L 2104 5003 5105
TRUE	PCI_CLK_PORT80_LPC 3406 5105
TRUE	LPC_AD<2> 2104 4907 5105 5806
TRUE	LPC_AD<3> 2104 4907 5105 5806
TRUE	INT_SERIRQ 2308 4907 5105 5806
TRUE	PM_SUS_STAT_L 2305 4905 50A2 5185 5806
TRUE	SMC_TDI 4985 5082 5185
TRUE	SMC_TCK 4905 5082 5185
TRUE	SMC_RST_L 4903 5086 5185
TRUE	SMC_MMI 4901 5185
TRUE	SMC_RX_L 4685 4907 5082 5083 5185
TRUE	SV_SET_UP 2386 2303 5185

Left I/O Data Connector

FUNC_TEST	
TRUE	=PP1V5_S0_LIO 4706 6506
TRUE	=PPDCIN_G3H_LIO 4706 65A8
TRUE	=PP5V_S5_LIO 4706 6581
TRUE	=PP3V42_G3H_LIO 4706 6503
TRUE	PP5V_S0_AUDIO_PWR 4704
TRUE	PP5V_S0_AUDIO 4704
TRUE	GND_AUDIO_PWR 47A4
TRUE	GND_AUDIO 47A4
TRUE	ACZ_SDATIN<0> 2107 4786 4884
TRUE	ACZ_SDATOUT 2107 4786 4884
TRUE	ACZ_BITCLK 2107 4786 4884
TRUE	ACZ_RST_L 2107 4783 4884
TRUE	EXCARD_OC_L 603 4706 5083
TRUE	LTUSB_OC_L 4706 4706
TRUE	LIO_BATT_ISENSE 4706 5303
TRUE	SMC_SYS_ISET 4706 4985
TRUE	SMC_BATT_ISET 4786 4985
TRUE	SMC_BATT_CHG_EN 4706 4907 50A2
TRUE	SMC_BC_ACOK 4786 4905 50A2
TRUE	SMC_ADAPTER_EN 4387 4706 4905 50A2
TRUE	LIO_P3V3S0_EN_L 4786 6406
TRUE	LIO_DCIIN_ISENSE 4786 5305
TRUE	LIO_P3V3S3_EN 4786 64A6
TRUE	SMC_BATT_TRICKLE_EN_L 4786 4907 50A2
TRUE	SYS_ONEWIRE 4706 4987 5082
TRUE	MINI_CLKREQ_L 34A3 4706
TRUE	SMC_EXCARD_CP 4786 4987 50A2
TRUE	EXCARD_CLKREQ_L 34A3 4706
TRUE	SMC_EXCARD_PWR_EN 4786 4987
TRUE	LIO_PLT_RESET_L 2601 4706
TRUE	ACZ_SYNC 2107 4786 4884
TRUE	=USB2_LT_N 603 4703
TRUE	=USB2_LT_P 603 4703
TRUE	=USB2_EXCARD_N 603 4703
TRUE	=USB2_EXCARD_P 603 4703
TRUE	=PCIE_EXCARD_R2D_N 4783 4806
TRUE	=PCIE_EXCARD_R2D_P 4783 4806
TRUE	=PCIE_EXCARD_D2R_N 4783 4806
TRUE	=PCIE_EXCARD_D2R_P 4783 4806
TRUE	PCIE_CLK100M_EXCARD_P 3403 4783
TRUE	PCIE_CLK100M_EXCARD_N 3483 4783
TRUE	=PCIE_MINI_R2D_N 4783 4806
TRUE	=PCIE_MINI_R2D_P 4783 4806
TRUE	=PCIE_MINI_D2R_N 4703 4806
TRUE	=PCIE_MINI_D2R_P 4703 4806
TRUE	PCIE_CLK100M_MINI_P 3404 4703
TRUE	PCIE_CLK100M_MINI_N 3404 4703
TRUE	=SMBUS_LIO_SMC_SCL 2701 4703
TRUE	=SMBUS_LIO_SMC_SDA 2786 4703
TRUE	=SMBUS_LIO_SB_SCL 2786 4703
TRUE	=SMBUS_LIO_SB_SDA 2786 4703
TRUE	PCIE_WAKE_L 2308 3906 4703

Left ALS Connector

FUNC_TEST	
TRUE	=PP3V3_S3_LTALS 4503 7805
TRUE	ALS_GAIN 605 4985 7806
TRUE	LTALS_OUT 5507 7806
TRUE	GND

Thermal Diode Connectors

FUNC_TEST	
TRUE	HSTHMSNS_DX_P 5205
TRUE	HSTHMSNS_DX_N 5205
TRUE	RSFSTHMSNS_D_P 5205
TRUE	RSFSTHMSNS_D_N 5205

Other Func Test Points

FUNC_TEST	
TRUE	=PP1V05_S0_REG 53A4 63A2 6508
TRUE	PM_SYSRST_L 2305 2605 4987
TRUE	SMC_ONOFF_L 4905 5082 5006 7802

Current Sense Calibration

FUNC_TEST	
TRUE	ISENSE_CAL_EN 4987 53A8
TRUE	=PP5V_S0_ISENSECAL 53A8 65A1
TRUE	=PP1V8_S3_REG 6201 6588
TRUE	=PP1V5_S0_REG 6001 6508
TRUE	PPVCORE_S0_GPU 6501
TRUE	PPVCORE_S0_CPU 6501
TRUE	GND

2 TPs per
8 TPs, 2 with each of above TP pairs

Left I/O Power Connector

FUNC_TEST	
TRUE	=PPBUS_G3H_LIO_CONN 6503 6604
TRUE	GND

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0> 1484 2202
TRUE	DMI_N2S_N<1..0> 1484 2202
TRUE	SB_CLK100M_SATA_P 2186 3403
TRUE	SB_CLK100M_SATA_N 2186 3403

Camera Connector

FUNC_TEST	
TRUE	=PP5V_S3_CAMERA 4503 6581
TRUE	=USB2_CAMERA_N 603 4503
TRUE	=USB2_CAMERA_P 603 4583

RTC Battery Connector

FUNC_TEST	
TRUE	PPVBATT_G3C_RTC 2406
TRUE	GND

Inverter Connector

FUNC_TEST	
TRUE	GND_CHASSIS_INVERTER 6A8
TRUE	PPBUS_S0_INVERTER 76A5
TRUE	GND_INVERTER 76A5
TRUE	INVERTER_PWM 76A5
TRUE	PP5V_INVERTER_SW 76A5

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	5	84	

<http://mycomp.su/x/>

NC CPU A32 L	TP CPU A32 L	708
NC CPU A33 L	TP CPU A33 L	786
NC CPU A34 L	TP CPU A34 L	788
NC CPU A35 L	TP CPU A35 L	788
NC CPU A36 L	TP CPU A36 L	788
NC CPU A37 L	TP CPU A37 L	788
NC CPU A38 L	TP CPU A38 L	788
NC CPU A39 L	TP CPU A39 L	788
NC CPU APM0 L	TP CPU APM0 L	788
NC CPU APM1 L	TP CPU APM1 L	788
NC CPU EXTREF	TP CPU EXTREF	786
NC CPU HPPLL	TP CPU HPPLL	788
NC CPU SPARE0	TP CPU SPARE0	786
NC CPU SPARE1	TP CPU SPARE1	786
NC CPU SPARE2	TP CPU SPARE2	786
NC CPU SPARE4	TP CPU SPARE4	786


NC MEM A A<15..14>	MEM A A<15..14>	2803
NC MEM B A<15..14>	MEM B A<15..14>	2903
TP NB CFG<4..3>	NB CFG<4..3>	1406
TP NB CFG<6>	NB CFG<6>	1406
TP NB CFG<8>	NB CFG<8>	1406
TP NB CFG<11..10>	NB CFG<11..10>	1406
TP NB CFG<15..14>	NB CFG<15..14>	1406
TP NB CFG<17>	NB CFG<17>	1406
TP NB CFG<13..12>	NB CFG<13..12>	1406
TP SB SUS CLK	SUS CLK SB	2303
NC SB XOR T5	TP SB XOR T5	2106
NC SB XOR U5	TP SB XOR U5	2106
NC SB XOR V3	TP SB XOR V3	2106
NC SB XOR V4	TP SB XOR V4	2106
NC SB XOR W3	TP SB XOR W3	2106





USB Port "A" (Debug Port) = Right USB 2.0 Port		
4685 =USB2_RT_P	USB2_RT_P	2202
4685 =USB2_RT_N	USB2_RT_N	2202
4603 =RTUSB_OC_L	RTUSB_OC_L	2204 2208
USB Port "B" = Trackpad (Geysler)		
7803 =USB_TRACKPAD_P	USB_TRACKPAD_P	2202
7803 =USB_TRACKPAD_N	USB_TRACKPAD_N	2202
UNUSED_USB_B_OC_L	USB_B_OC_L	2204 2208
USB Port "C" = Left USB 2.0 Port		
4703 581 =USB2_LT_P	USB2_LT_P	2202
4703 581 =USB2_LT_N	USB2_LT_N	2202
4706 501 =LTUSB_OC_L	USB_C_OC_L	2204 2208
USB Port "D" = Camera		
4583 544 =USB2_CAMERA_P	USB2_CAMERA_P	2202
4503 544 =USB2_CAMERA_N	USB2_CAMERA_N	2202
UNUSED_USB_D_OC_L	USB_D_OC_L	2204 2208
USB Port "E" = ExpressCard		
4703 581 =USB2_EXCARD_P	USB2_EXCARD_P	2202
4703 581 =USB2_EXCARD_N	USB2_EXCARD_N	2202
5083 4706 501 =EXCARD_OC_L	USB_E_OC_L	2204 2208
USB Port "F" = IR Receiver		
7884 =USB_IR_P	USB_IR_P	2202
7884 =USB_IR_N	USB_IR_N	2202
USB Port "G" = Bluetooth (M13L)		
7802 =USB_BT_P	USB_G_P	2202
7802 =USB_BT_N	USB_G_N	2202
USB Port "H" = Reserved		
2202 601 =TP_USB_H_P	TP_USB_H_P	602 2202
2202 601 =TP_USB_H_N	TP_USB_H_N	602 2202

4204 =PP3V3_FWPHY_REG	PP3V3_FWPHY	3807 4488
	VOLTAGE=3.3V	
	MIN_LINE_WIDTH=0.38 mm	
	MIN_NECK_WIDTH=0.25 mm	
	MAKE_BASE=TRUE	
	=PP3V3_FWPHY_CORE	4204
	=PP3V3_FWLATEVG	4488
	=PP3V3_FWLATEVG_ACTIVE	4347
4201 =PP1V95_FWPHY_CORE_LDO	PP1V95_FWPHY	3805
	VOLTAGE=1.95V	
	MIN_LINE_WIDTH=0.38 mm	
	MIN_NECK_WIDTH=0.25 mm	
	MAKE_BASE=TRUE	
	=PP1V95_FWPHY	3805
	=PP1V95_FWPHY_CORE	3882
	=PP1V95_FWPHY_OSC	3882
4907 604 =SMC_RSTGATE_L	SMC_RSTGATE_L	3748
3706 22A7 =PCI_AD<19>	FW_PCI_IDSEL	3748
2284 =PCI_GNT3_L	FW_PCI_GNT_L	3703
2602 2286 =PCI_REQ3_L	FW_PCI_REQ_L	3703




FireWire Aliases		
4204 =PP3V3_FWPHY_REG	PP3V3_FWPHY	3807 4488
	VOLTAGE=3.3V	
	MIN_LINE_WIDTH=0.38 mm	
	MIN_NECK_WIDTH=0.25 mm	
	MAKE_BASE=TRUE	
	=PP3V3_FWPHY_CORE	4204
	=PP3V3_FWLATEVG	4488
	=PP3V3_FWLATEVG_ACTIVE	4347
4201 =PP1V95_FWPHY_CORE_LDO	PP1V95_FWPHY	3805
	VOLTAGE=1.95V	
	MIN_LINE_WIDTH=0.38 mm	
	MIN_NECK_WIDTH=0.25 mm	
	MAKE_BASE=TRUE	
	=PP1V95_FWPHY	3805
	=PP1V95_FWPHY_CORE	3882
	=PP1V95_FWPHY_OSC	3882
4907 604 =SMC_RSTGATE_L	SMC_RSTGATE_L	3748
3706 22A7 =PCI_AD<19>	FW_PCI_IDSEL	3748
2284 =PCI_GNT3_L	FW_PCI_GNT_L	3703
2602 2286 =PCI_REQ3_L	FW_PCI_REQ_L	3703




LVDS pulldown aliases		
7989 =LVDS_PD_U_CLK_N	LVDS_U_CLK_CONN_N	7682 7607 7901
	MAKE_BASE=TRUE	
7989 =LVDS_PD_U_CLK_P	LVDS_U_CLK_CONN_P	7682 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_U_DATA_P<0>	LVDS_U_DATA_CONN_P<0>	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_U_DATA_N<0>	LVDS_U_DATA_CONN_N<0>	7602 7607 7901
	MAKE_BASE=TRUE	
7989 =LVDS_PD_U_DATA_P<1>	LVDS_U_DATA_CONN_P<1>	7602 7607 7901
	MAKE_BASE=TRUE	
7989 =LVDS_PD_U_DATA_N<1>	LVDS_U_DATA_CONN_N<1>	7602 7607 7901
	MAKE_BASE=TRUE	
7989 =LVDS_PD_U_DATA_P<2>	LVDS_U_DATA_CONN_P<2>	7682 7607 7901
	MAKE_BASE=TRUE	
7989 =LVDS_PD_U_DATA_N<2>	LVDS_U_DATA_CONN_N<2>	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_CLK_N	LVDS_L_CLK_CONN_N	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_CLK_P	LVDS_L_CLK_CONN_P	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_DATA_P<0>	LVDS_L_DATA_CONN_P<0>	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_DATA_N<0>	LVDS_L_DATA_CONN_N<0>	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_DATA_P<1>	LVDS_L_DATA_CONN_P<1>	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_DATA_N<1>	LVDS_L_DATA_CONN_N<1>	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_DATA_P<2>	LVDS_L_DATA_CONN_P<2>	7602 7607 7901
	MAKE_BASE=TRUE	
7909 =LVDS_PD_L_DATA_N<2>	LVDS_L_DATA_CONN_N<2>	7602 7607 7901
	MAKE_BASE=TRUE	



Signal Aliases/Misc Comps		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



APPLE COMPUTER INC.	SCALE: NONE	DRAWING NUMBER: 051-7150	SHT: 6	OF: 84	REV: A.0.0
---------------------	-------------	--------------------------	--------	--------	------------




CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	7	84	



CPU 2 OF 2-PWR/GND

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 8 OF 84		
NONE			

CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID Connections


Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU Decoupling & VID

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	9		84



http://mycompasu/xl


CPU MISC1-TEMP SENSOR

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	10	84	

CPU ITP700FLEX DEBUG SUPPORT

Note: This connection to 1V5_S0 is to steal this mounting pad to add to the 1.5V S0 shape and to provide better feeding of the 1.5V NB rail through its current sense resistor



(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBB#) TO ICH7M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 11 OF 84		
NONE			



NB CPU Interface

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	12	84	


LVDS Disable
 Can leave all signals NC if LVDS is not implemented
 Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
 VCCD_LVDS must remain powered with proper decoupling.
 Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit
 filtering components. Unused DAC outputs should
 connect to GND through 75-ohm resistors.

TV-Out Disable
 Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
 Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
 VCCA_TVDBG to 1.5V power rail. Tie VSSA_TVDBG to GND.

CRT Disable
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
 HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
 rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#

SDVO_TVCLKIN
 SDVO_INT
 SDVO_FLDSTALL


SDVO_RED#
 SDVO_GREEN#
 SDVO_BLUE#
 SDVO_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVO_RED
 SDVO_GREEN
 SDVO_BLUE
 SDVO_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP

<http://mycs.com>

NB PEG / Video Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	13	84	



NB Misc Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 14 OF 84		
NONE			



NB DDR2 Interfaces


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	15	84	



NB Power 1


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 16 OF 84		
NONE			



http://www.su/xl

NB Power 2


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEET 17	OF 84



NB Grounds

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
















APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEETS 18	OF 84

Power Interface

These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1603 1803	1500mA Max
	=PP1V05_S0_FSB_NB	1903 1903 6506	10mA Max?
	=PP1V05_S0_NB_VTT	1703 1903 3406 6506	800mA Max
	=PP1V05_S0_NB_CRT	1906 6506	?mA Max
3674mA Max	=PP1V5_S0_NB	6507 6506	?mA Max
	=PP1V5_S0_NB_3G	1985 6506	1500mA Max
	=PP1V5_S0_NB_3GPLL	1985 6506	
	=PP1V5_S0_NB_PCIE	1302 6506	
	=PP1V5_S0_NB_PLL	1988 6586	
	=PP1V5_S0_NB_TVDAC	1902 1906	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	1706 6586	150mA Max
	=PP1V5_S0_NB_VCCAUX	1601 1786 6586	1900mA Max
320mA Max	=PP1V8_S3_MEM_NB	1402 1486 6586	320mA Max
132mA Max	=PP2V5_S0_NB_VCCSYNCR	1706 1903	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	1706 1906	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	1706 1905	2mA Max
40mA Max?	=PP3V3_S0_NB	1407 1406 6583	?mA Max
	=PP3V3_S0_NB_VCC_HV	1706 1906 6583	40mA Max




NB (GM) Decoupling	
SYNC_MASTER=M59_MG	SYNC_DATE=07/25/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	19	84	

D
C
B
A

D
C
B
A



NB_CFG<3>	RESERVED
-----------	----------

NB_CFG<13:12>	Internal pull-ups 00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	---

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

1406 NB_CFG<5> Internal pull-up	
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
PROBABLY NOT NEEDED	

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

1406 NB_CFG<16> Internal pull-up	
NB_CFG<16>	High = Enabled FSB Dynamic Low = Disabled ODT

1406 NB_CFG<7> Internal pull-up	
NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
NO STUFF	

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

1406 NB_CFG<18> Internal pull-down	
NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V

1406 NB_CFG<9> Internal pull-up	
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed

1406 NB_CFG<19> Internal pull-down	
NB_CFG<19>	High = Reversed DMI Lane Low = Normal Reversal

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved	
1486 NB_CFG<20> Internal pull-down	
NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1

NB_CFG<11>	RESERVED
------------	----------

PROBABLY NOT NEEDED

NB Config Straps


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	20	84	



NOTE:
 POR IS SMC WILL PUT LAN INT'F
 INTO RESET STATE TO SAVE PWR.
 INTEL CONFIRMS OK TO LEAVE PINS AS NC







NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	21	84	



SB: 2 OF 4


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE FOR R2323 (DEF-NOSTUFF) | STRAPPING & PWROK RISING: SB WILL DISABLE TOO TIMER SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:
 - HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
 - CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (EMI AC COUPLING MODE STRAP)


NOTE:
 SV_SET_UP IS LINDACARD DETECT
 HI = PRESENT
 LO = NOT PRESENT

LAYOUT NOTE:
 PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4
 SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 23 OF 84		
NONE			






SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	25	84	

RTC Battery Connector





518S0452

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.



Pullup on SB_GPIO4 removed as it now defaults low for use as DVI_HPD in mixed graphics solution.

SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Silk: "SYS RST"

Platform Reset Connections

Unbuffered




Buffered



Initial resistor values are based on CRB, but may change after characterization.

D3Cold Reset for GPU



SB Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	A.0.0
SCALE	SHT	OF	
NONE	26	84	

ICH7-M SMBus Connections







SMC "0" SMBus Connections

SMC "B" SMBus Connections

SMC "A" SMBus Connections

SMC "Battery A" SMBus Connections

SMC "Battery B" SMBus Connections



<http://mycomp.su/xl>

M1 SMBus Connections
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	27	84	

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Expansion" (surface-mount) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	28	84	

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Factory" (thru-hole) slot



DDR2 Bypass Caps (For return current)




DDR2 SO-DIMM Connector B
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHT 29	OF 84	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
			APPLE COMPUTER INC.		

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



<http://my.computer.apple.com/>

Memory Active Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	30		84


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

DDR2 Vtt Regulator




MEMVTT_EN
 If power inputs are not S0,
 MEMVTT_EN can be used to
 disable MEMVTT in sleep.
 Okay to turn off 5V and
 leave 1.8V powered in S3.

<http://mycompd.su/xl>

Memory Vtt Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	31	84	



<http://mycomp.su/xl>


DDR2 Vref


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	32	84	



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI*)
(FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(ICH SATA 100 MHZ)

(FROM ICH7 GPIO35)

(GMCH G_CLKIN 100 MHZ)

(FROM GMCH CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(NB CRT/TV GRAPHICS DOTCLK 100MHZ)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	33	84	



PLACEMENT of these caps should be close as possible to the resistors

NEED TO CHECK THE BSEL PULLS

NOSTUFF R3450, R3451, R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 DRAWING NUMBER: D 051-7150
 SCALE: NONE SHEET: 34 OF 84
 REV: A.0.0

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

TPM Crystal Circuit



SMC G3Hot Oscillator



Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	35		84


IDE (ODD) Connector



<http://mycomp.su/xl>




- 2186 SATA A R2D C P == TP SATA A R2DP
MAKE_BASE=TRUE
- 2186 SATA A R2D C N == TP SATA A R2DN
MAKE_BASE=TRUE
- 2186 SATA A D2R P == TP SATA A D2RP
MAKE_BASE=TRUE
- 2186 SATA A D2R N == TP SATA A D2RN
MAKE_BASE=TRUE



Placement note
Place within 12.7mm
from ball of SB

PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT OF		
NONE	36 OF		84



CRITICAL
U3900
TSB83AA22AZAJ
80A
(2 OF 2)

2287	PCI_AD<0>	L12	PCI_AD0
2287	PCI_AD<1>	N11	PCI_AD1
2287	PCI_AD<2>	M11	PCI_AD2
2287	PCI_AD<3>	N10	PCI_AD3
2287	PCI_AD<4>	M10	PCI_AD4
2287	PCI_AD<5>	K12	PCI_AD5
2287	PCI_AD<6>	M9	PCI_AD6
2287	PCI_AD<7>	N9	PCI_AD7
2287	PCI_AD<8>	L8	PCI_AD8
2287	PCI_AD<9>	M8	PCI_AD9
2287	PCI_AD<10>	N6	PCI_AD10
2287	PCI_AD<11>	M6	PCI_AD11
2287	PCI_AD<12>	M7	PCI_AD12
2287	PCI_AD<13>	K9	PCI_AD13
2287	PCI_AD<14>	K8	PCI_AD14
2287	PCI_AD<15>	M5	PCI_AD15
2287	PCI_AD<16>	K3	PCI_AD16
2287	PCI_AD<17>	N1	PCI_AD17
2287	PCI_AD<18>	L4	PCI_AD18
2287	PCI_AD<19>	M2	PCI_AD19
2287	PCI_AD<20>	M1	PCI_AD20
2287	PCI_AD<21>	L1	PCI_AD21
2287	PCI_AD<22>	J4	PCI_AD22
2287	PCI_AD<23>	H3	PCI_AD23
2287	PCI_AD<24>	H4	PCI_AD24
2287	PCI_AD<25>	J3	PCI_AD25
2287	PCI_AD<26>	H2	PCI_AD26
2287	PCI_AD<27>	G3	PCI_AD27
2287	PCI_AD<28>	H1	PCI_AD28
2287	PCI_AD<29>	F1	PCI_AD29
2287	PCI_AD<30>	F2	PCI_AD30
2287	PCI_AD<31>	G4	PCI_AD31

PCI_DEVSEL_L	N2	2602	22A6	PCI_DEVSEL_L	IO
PCI_FRAME_L	L3	2602	22A7	PCI_FRAME_L	IO
PCI_GNT_L	E3	684	=FW	PCI_GNT_L	IO
PCI_INTA_L	B3	2602	22A7	INT_PIRD_L	IO
PCI_IRDY_L	K4	2602	22A6	PCI_IRDY_L	IO
PCI_PERR_L	L6	2602	22A6	PCI_PERR_L	IO
PCI_PME_L	F4	22A5	PCI_PME_FW_L	IO	
PCI_REQ_L	F3	684	=FW	PCI_REQ_L	IO
PCI_REQ64_L	J13	PCI_REQ64_L			
PCI_RST_L	D1	22A6	PCI_RST_L	IO	
PCI_SERR_L	L7	2602	22A6	PCI_SERR_L	IO
PCI_STOP_L	L5	2602	22A6	PCI_STOP_L	IO
PCI_TRDY_L	J5	2602	22A6	PCI_TRDY_L	IO
PCI_ACK64_L	N12	PCI_ACK64_L			
PHY_CTL0-CTL0	F13	TP_FW_CTL<0>			
PHY_CTL1-CTL1	F12	TP_FW_CTL<1>			
PHY_D0-D0	E13	TP_FW_DATA<0>			
PHY_D1-D1	E12	TP_FW_DATA<1>			
PHY_D2	C13	3886	FW_DATA<2>	IO	
PHY_D3	B9	3886	FW_DATA<3>	IO	
PHY_D4	B10	3886	FW_DATA<4>	IO	
PHY_D5	C11	3886	FW_DATA<5>	IO	
PHY_D6	B12	3886	FW_DATA<6>	IO	
PHY_D7	A11	3886	FW_DATA<7>	IO	
PHY_LCLK	B7	3803	CLKFW_PHY_LCLK	IO	
PHY_LTKON	B4	3803	FW_PHY_LKON	IO	
PHY_LPS	A2	3803	FW_LPS	IO	
PHY_LREQ	D4	3803	FW_LREQ	IO	
PHY_PCLK	B6	3803	CLKFW_LINK_PCLK	IO	
PHY_PINT	A3	3803	FW_PINT	IO	
REG_EN_L	C2	FW_LLC_PP1V8LDO_EN_L			
REG18_0	G11				
REG18_1	G12				
SCL	C3	FW_SCL			
SDA	C4	FW_SDA			
G_RST_L	E4				
MFUNC	A1	FW_MFUNC			

R3903
100
5k
1/16W
MF-LP
402

22A6 PCI_RST_L


THIS IS FROM ICH-7M

R3904
1k
5k
1/16W
MF-LP
402

3803 38A3 1

2FW_LKON

G_RST* is clamped to VCCP
It must not be taken high
when there's no power on VCCP
(OK if VCCP and VCC are
aliased to the same rail)
G_RST* assertion min 2ms



FireWire Link (TSB83AA22)


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	37	84	



FireWire PHY (TSB83AA22)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	38	84	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PART	QTY
	SPACING	PHYSICAL		
PROVIDED	ENETCONN	ENET 100D	ENETCONN_P<0>	4003
	ENETCONN	ENET 100D	ENETCONN_N<0>	4003
	ENETCONN	ENET 100D	ENETCONN_P<1>	4003
BY	ENETCONN	ENET 100D	ENETCONN_N<1>	4003
	ENETCONN	ENET 100D	ENETCONN_P<2>	4003
	ENETCONN	ENET 100D	ENETCONN_N<2>	4003
ETHERNET	ENETCONN	ENET 100D	ENETCONN_P<3>	4003
	ENETCONN	ENET 100D	ENETCONN_N<3>	4003
	ENETCONN	ENET 100D	ENETCONN_P<4>	4003
PHY	ENETCONN	ENET 100D	ENETCONN_N<4>	4003
	ENETCONN	ENET 100D	ENETCONN_P<5>	4003
	ENETCONN	ENET 100D	ENETCONN_N<5>	4003

Page Notes

Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET



Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Transformers should be mirrored on opposite sides of the board




Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	84
NONE	40		

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	41	84	



<http://mycamp.su/xl>

FW PHY Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	42	84	


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTFWRSW


Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Current Limit/Active Late-VG Protection



Late-VG Event Detection



FireWire Port Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	43	84	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL
PROVIDED	FW	FW_110d	FW_PORT1_TPA_P 4485 4405
	FW	FW_110d	FW_PORT1_TPA_N 4485 4405
	FW	FW_110d	FW_PORT1_TPB_P 4485 4405
BY	FW	FW_110d	FW_PORT1_TPB_N 4485 4405
	FW	FW_110d	FW_PORT2_TPA_FL_P 4482
	FW	FW_110d	FW_PORT2_TPA_FL_N 4482
PHY	FW	FW_110d	FW_PORT2_TPB_FL_P 4482
	FW	FW_110d	FW_PORT2_TPB_FL_N 4482
PAGE	FW	FW_110d	FW_PORT2_TPB_FL_N 4482

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Termination


Place close to FireWire PHY



Note: The peaking inductors were changed to resistors to allow placement in an area restricted by DFM rules for only Rs and Cs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S0414	4	IND, 18nH-15mA, 0402	L4660, L4661, L4662, L4663	CRITICAL	

Late-VG Protection Power



PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4690 should be 390 Ohms max for a 3.3V rail

"Snapback" & "Late VG" Protection



FireWire Ports

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	44	84	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

Camera Connector



Camera Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	45		84

8

7

6


5

4

3

2

1



External USB Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	46	84	

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	47		84

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	48	84	

8

7

6

5

4

3



2

1

UNUSED PINS HAVE THE FORMAT SMC_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.

8		7		6		5		4		3		2		1	
23C1	PM LAN ENABLE	B12	P10	OMIT	U5800	P60/KIN0*	L12	5448	SMC PM G2 EN	OUT					
6D4	SMC_RSTGATE_L	C13	P11	SMC_H8S2116	BGA	P61/KIN1*	L14	4706	SMC ADAPTER EN	OUT					
64B1	ALL_SYS_PWRGD	A15	P12	(1 OF 4)		P62/KIN2*	L15	2206	SPI_ARB	IN					
5044	RSRMRST_PWRGD	B14	P13			P63/KIN3*	K12	5407	SPI_SCLK	IN					
23C1	SMC_SB_NMI	B15	P14			P64/KIN4*	K13	5401	SPI_SI	OUT					
23C1	PM_RSRMRST_L	C14	P15			P65/KIN5*	K14	5401	SPI_SO	IN					
59C7	IMVP_VR_ON	D12	P16			P66/IRQ6*/KIN6*	J12	50D1	SMC PROCHOT 3 3 L	IN					
23C1	PM_PWRBTN_L	C15	P17			P67/IRQ7*/KIN7*	J13	50D5	SMC CPU_INIT 3 3 L	IN					
50C5	SMC_P20	D13	P20			P70/AN0	N12	5387	SMC_CPU_ISENSE	IN					
50C5	SMC_P21	D14	P21			P71/AN1	R13	53D6	SMC_CPU_VSENSE	IN					
50C5	SMC_P22	D15	P22			P72/AN2	P13	53B6	SMC_GPU_ISENSE	IN					
50C5	SMC_P23	E12	P23			P73/AN3	R14	53C6	SMC_GPU_VSENSE	IN					
50A2	SMC_BATT_TRICKLE_EN_L	E14	P24			P74/AN4	R14	53C4	SMC_CPU_ISENSE	IN					
50A2	SMC_BATT_CHG_EN	E15	P25			P75/AN5	R15	53D2	SMC_PBUS_VSENSE	IN					
50C5	SMC_P26	E13	P26			P76/AN6	N13	53D2	SMC_BATT_ISENSE	IN					
50C5	SMC_P27	F14	P27			P77/AN7	P15	50D5	SMC_NB1V5_ISENSE	IN					
58C6	LPC_AD<0>	D9	P30/LAD0			P80/PME*	C7	23C1	SMC_WAKE_SCI_L	IN					
58C6	LPC_AD<1>	C9	P31/LAD1			P81/GA20	A7	50C5	SMC_TPM_GPIO	OUT					
58C6	LPC_AD<2>	A9	P32/LAD2			P82/CLKRUN*	B7	51D4	PM_CLKRUN_L	IO					
58C6	LPC_AD<3>	B9	P33/LAD3			P83/LPCPD*	D6	50A2	PM_SUS_STAT_L	IO					
58C6	LPC_FRAME_L	D8	P34/LFRAME*			P84/IRQ3*/TXD1	C6	50B5	SC_TX_L	OUT					
2681	SMC_LRESET_L	C8	P35/LRESET*			P85/IRQ4*/RXD1	A6	50B5	SC_RX_L	OUT					
34D8	PCI_CLK_SMC	A8	P36/LCLK			P86/IRQ5*/SCL1/SCL1	B6	27B3	SMB_BSB_CLK	IO					
58C6	INT_SERIRQ	D7	P37/SERIRQ			P90/IRQ2*	K4	50C6	SMC_ONOFF_L	IN					
50C5	SMC_XDP_TMS	A5	P40/TMIO			P91/IRQ1*	J2	50A2	SMC_BC_ACOK	IN					
50A4	SMC_SYS_LED_16B	B5	P41/TMO0			P92/IRQ0*	J1	64B5	SMC_BS_ALERT_L	IN					
27B1	SMB_BSB_DATA	D5	P42/SDA1			P93/IRQ12*	J3	43B7	PM_SLP_S3_L	IN					
50B5	SMC_TPM_PP	C3	P43/TM11/EXSCK1			P94/IRQ13*	J4	44B8	PM_SLP_S4_L	IN					
50C5	SMC_XDP_TRST_L	B1	P44/TMO1			P95/IRQ14*	H2	50A2	PM_SLP_S5_L	IN					
50D5	SMC_XDP_TCK	C2	P45			P96/EXCL	H1	35B2	SMC_SUS_CLK	IN					
50D5	SMC_SYS_LED	D3	P46/PWX0/PWM0			P97/IRQ15*/SDA0	G2	27D6	SMB_0_S0_DATA	IO					
55A4	SMC_SYS_KBDLED	C1	P47/PWX1/PWM1												
51B4	SMC_TX_L	G1	P50												
51B5	SMC_RX_L	G4	P51												
27D4	SMB_0_S0_CLK	F2	P52/SCL0												

8		7		6		5		4		3		2		1	
21C3	SMC_RCIN_L	R3	PA0/KIN8*/PA2DC	OMIT	U5800	PR0	M3	50A2	SMC_CASE_OPEN	IN					
51B4	BOOT_LPC_SPI_L	P3	PA1/KIN9*/PA2DD	SMC_H8S2116	BGA	PR1*/ETCK	M2	51B5	SMC_TCK	IN					
26C5	PM_SYRST_L	R2	PA2/KIN10*/PS2AC	(2 OF 4)		PR2*/ETDI	M1	51B5	SMC_TDI	IN					
50B5	SMC_USB_DEBUG_MUX	N3	PA3/KIN11*/PS2AD			PR3*/ETDO	L4	51B4	SMC_TDO	OUT					
50D5	PM_EXTTLS_L	R1	PA4/KIN12*/PS2BC			PR4*/ETMS	L2	51B4	SMC_TMS	IN					
23C8	PM_THRM_L	N2	PA5/KIN13*/PS2BD			PF0/IRQ8*/PWM2	M7		SMC_PFO	50E5					
50B2	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC			PF1/IRQ9*/PWM3	P6		SMC_PPF1	50C5					
23C1	PM_BATLOW_L	N1	PA7/KIN15*/PS2CD			PF2/IRQ10*/TMOY	R6	78C3	SMC_LID	IN					
23B8	SMC_EXTSMI_L	B10	PB0/LSMI*			PF3/IRQ11*/TMOX	N6	50B2	SMC_CPU_RESET_3_3_L	IN					
23C8	SMC_RUNTIME_SCI_L	A10	PB1/LSCI			PF4/PWM4	M6	47B4	SMC_BATT_ISET	OUT					
36C4	SMC_ODD_DETECT	D10	PB2			PF5/PWM5	R5	50D5	SMC_BATT_VSET	OUT					
53A8	ISENSE_CAL_EN	A11	PB3			PF6/PWM6	P5	47C6	SMC_SYS_ISET	OUT					
50A2	SMC_EXCARD_CP	B11	PB4			PF7/PWM7	N5	50D4	SMC_SYS_VSET	OUT					
47B6	SMC_EXCARD_PWR_EN	C11	PB5			PG0/EXIRQ8*/TMIX	P9	5407	SPI_CE_L	IO					
50B5	SMC_EXCARD_OC_L	A12	PB6			PG1/EXIRQ9*/TMIX	R9	50B2	SMC_XDP_TCK_3_3	IN					
50B2	SMC_XDP_TDO_3_3	D11	PB7			PG2/EXIRQ10*/SDA2	N9	27B3	SMB_BSA_DATA	IN					
56B7	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*			PG3/EXIRQ11*/SCL2	P8	27B3	SMB_A_S3_CLK	IO					
56B4	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*			PG4/EXIRQ12*/EXSDAA	R8	27B3	SMB_A_S3_DATA	IO					
50D6	SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*			PG5/EXIRQ13*/EXSDAA	N8	27B3	SMB_B_S0_DATA	IO					
50D6	SMC_FAN_3_CTL	G12	PC3/TIOCD0/TCLKB/WUE11*			PG6/EXIRQ14*/EXSDAB	P7	27B3	SMB_B_S0_CLK	IO					
56B7	SMC_FAN_0_TACH	H14	PC4/TIOCA1/WUE12*			PG7/EXIRQ15*/EXSCLB	R7	27B3	SMB_B_S0_CLK	IO					
56B4	SMC_FAN_1_TACH	H15	PC5/TIOCB1/TCLKC/WUE13*			PH0/EXIRQ6*	F1	50D2	SMC_PROCHOT	OUT					
50D5	SMC_FAN_2_TACH	H13	PC6/TIOCA2/WUE14*			PH1/EXIRQ7*	F3	50C1	SMC_THRMTRIP	OUT					
50D5	SMC_FAN_3_TACH	H12	PC7/TIOCB2/TCLKD/WUE15*			PH2/FWE	X2	50B2	SMC_FWE	OUT					
57C3	SMS_X_AXIS	M11	PD0/AN8			PH3/EXEXCTP	C4	78C6	ALS_GAIN	OUT					
57C3	SMS_Y_AXIS	P11	PD1/AN9												
57C3	SMS_Z_AXIS	R11	PD2/AN10												
50D5	SMC_ANALOG_ID	N11	PD3/AN11												
50D5	SMC_NB_ISENSE	P10	PD4/AN12												
50A2	SMC_MEM_ISENSE	R10	PD5/AN13												
55C7	ALS_LEFT	N10	PD6/AN14												
55D2	ALS_RIGHT	M10	PD7/AN15												



SMC

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit




Debug Power Button




Silk: "PWR_BTN"

SMC AVREF Supply




4906_SMC_CPU_INIT_3_3_L	==	PW_H_INIT_L	502_2104_5105
4907_SMC_NB_ISENSE	==	SMC_P1V05S0_ISENSE	5382
4906_SMC_NB1V5_ISENSE	==	SMC_P1V5S0_NB_ISENSE	5384
4987_1487_PM_EXTTTS_L	==	DIMM_OVERTEMP_L	2803_2803
4907_SMC_SYS_LED	==	TP_SMC_SYS_LED	
49A7_SMC_ANALOG_ID	==	TP_SMC_ANALOG_ID	
4986_SMC_BATT_VSET	==	TP_SMC_BATT_VSET	
4986_SMC_SYS_VSET	==	TP_SMC_SYS_VSET	
4987_SMC_FAN_2_CTL	==	TP_SMC_FAN_2_CTL	
4987_SMC_FAN_2_TACH	==	TP_SMC_FAN_2_TACH	
4987_SMC_FAN_3_CTL	==	TP_SMC_FAN_3_CTL	
4987_SMC_FAN_3_TACH	==	TP_SMC_FAN_3_TACH	
49C7_SMC_XDP_TCK	==	TP_SMC_XDP_TCK	
49C7_SMC_XDP_TMS	==	TP_SMC_XDP_TMS	
49C7_SMC_XDP_TRST_L	==	TP_SMC_XDP_TRST_L	
49D7_SMC_P20	==	TP_SMC_P20	
49D7_SMC_P21	==	TP_SMC_P21	
49D7_SMC_P22	==	TP_SMC_P22	
49D7_SMC_P23	==	TP_SMC_P23	
49D7_SMC_P26	==	TP_SMC_P26	
49D7_SMC_P27	==	TP_SMC_P27	
4985_SMC_PFO	==	TP_SMC_PFO	
4985_SMC_PFI	==	TP_SMC_PFI	


SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting



System (Sleep) LED Circuit



SMC PWRGD Circuit




ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)
NOTE: R5965 acts as 10K pull-up for PGOOD signal

4906_SMC_TPM_GPIO1	==	TPM_GPIO1	5806
4906_SMC_TPM_GPIO2	==	TPM_GPIO2	5806
49C7_SMC_TPM_PP	==	TPM_PP	5806
49C6_SMC_RX_L	==	SMC_RX_L	502_4685_4907_5082_5185
49C6_SMC_TX_L	==	SMC_TX_L	502_4685_4907_5082_5184
4987_SMC_EXCARD_OC_L	==	EXCARD_OC_L	501_603_4706
4987_SMC_USB_DEBUG_MUX	==	USB_DEBUGPRT_EN_L	4683

4985_2303_SMC_INT_L	==	R5930	10K	1	5%	1/16W	MP-LF	402
5887_SMC_TPM_RESET_L	==	R5931	10K	1	5%	1/16W	MP-LF	402
7802_5006_4905_5802_SMC_ONOFF_L	==	R5932	10K	1	5%	1/16W	MP-LF	402
7803_4986_SMC_LID	==	R5933	100K	1	5%	1/16W	MP-LF	402
4986_SMC_FWE	==	R5934	10K	1	5%	1/16W	MP-LF	402
5184_5083_4907_4685_502_SMC_TX_L	==	R5935	10K	1	5%	1/16W	MP-LF	402
5185_5083_4907_4685_502_SMC_RX_L	==	R5936	100K	1	5%	1/16W	MP-LF	402
4987_4706_S1_SYS_ONWIRE	==	R5937	2.0K	1	5%	1/16W	MP-LF	402
6685_4905_S01_SMC_BS_ALERT_L	==	R5938	100K	1	5%	1/16W	MP-LF	402
5184_4985_S02_SMC_TMS	==	R5939	10K	1	5%	1/16W	MP-LF	402
5184_4985_S02_SMC_TDO	==	R5940	10K	1	5%	1/16W	MP-LF	402
5185_4985_S02_SMC_TDI	==	R5941	10K	1	5%	1/16W	MP-LF	402
5185_4905_S02_SMC_TCK	==	R5942	10K	1	5%	1/16W	MP-LF	402
4986_SMC_CPU_RESET_3_3_L	==	R5980	10K	1	5%	1/16W	MP-LF	402
4986_SMC_XDP_TCK_3_3	==	R5981	10K	1	5%	1/16W	MP-LF	402
4987_SMC_XDP_TDO_3_3	==	R5982	10K	1	5%	1/16W	MP-LF	402
4907_4786_S01_SMC_BATT_TRICKLE_EN_L	==	R5943	10K	1	5%	1/16W	MP-LF	402
4907_4706_S01_SMC_BATT_CHG_EN	==	R5944	10K	1	5%	1/16W	MP-LF	402
4905_4706_4387_S01_SMC_ADAPTER_EN	==	R5945	10K	1	5%	1/16W	MP-LF	402
4905_SMC_CASE_OPEN	==	R5946	10K	1	5%	1/16W	MP-LF	402
4905_4786_S01_SMC_BC_ACOK	==	R5947	470K	1	5%	1/16W	MP-LF	402
4987_4786_S01_SMC_EXCARD_CP	==	R5948	10K	1	5%	1/16W	MP-LF	402
4905_4786_S01_SMC_EXCARD_CP	==	R5948	10K	1	5%	1/16W	MP-LF	402
5806_5185_4905_2305_S02_SMC_SLS_STAT_L	==	R5983	100K	1	5%	1/16W	MP-LF	402
4905_2303_SMC_SLS_STAT_L	==	R5984	100K	1	5%	1/16W	MP-LF	402
49A7_SMC_MEM_ISENSE	==	R5985	100K	1	5%	1/16W	MP-LF	402

SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LPC+ Debug Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHIT 51 OF 84	

GPU/Heat Pipe & Bottom Case Skin Thermal Sensor



GPU Die Thermal Sensor



Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEET 52	OF 84


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.5V S0 (NB) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	53	84	



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)


R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

<http://mycomp.su/>


SPI BOOTROM
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	54		84


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	55	84	



<http://mycomp.su/xl>


Fan Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 56 OF 84		
NONE			



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



M59 placement: Bottom-side

Sudden Motion Sensor (SMS)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	57		84

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



NOTE:
 SINCE CURRENT OF VSB IS NOT YET ON SPEC,
 1/8W (R6704/R6705) IS USED FOR NOW

LAYOUT NOTE:
 PLACE R6702-03 WHERE ACCESSIBLE

TPM

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	58		84

8

7

6


5


4

3

2

1





Vout = 4.98V
11.5A max output
(Q7621 limit)

Vout = 1.49V
8A max output
(L7660 & Q7660 limit)

Vout = 0.8V * (1 + Ra / Rb)

Connect to RUNSS pins to control outputs.
If unconnected, powers up with VIN.
NOTE: Be aware of pull-ups to VIN on these signals.


5V S0 FET

5V S3 FET


5V / 1.5V Power Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	60	84	


2.5V S3 Regulator




2.5V S0 FET




2.5V D3Cold FET



1.2V S3 Regulator



1.2V D3Cold FET



Connect RUNSS off-page to control
If unconnected, powers up with PVIN.
NOTE: Be aware of pull-up on this signal.


2.5V & 1.2V Regulators

SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	61	84	




1.8V D3Cold FET



1.8V Supply
 SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	62	84	



3.3V S0 FET

3.3V S5 Regulator

3.3V S3 FET

3.3V D3Cold FET

1.05V S0 Regulator

1.05V Current Sense

Vout = 3.32V
4.5A max output
(L7920 limit)

$V_{out} = 0.6V * (1 + R_a / R_b)$

Placement Note:
Keep C7990, C7991,
R7990, R7994 and R7997
close to inductor


Vout = 1.05V
10A max output
(L7970 limit)

$V_{out} = 0.6V * (1 + R_a / R_b)$

3.3V / 1.05V Power Supplies
SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	63	84	

Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator



State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PG0OD Signals

6081 =P5V P1V5 PG0OD	TP P5V P1V5 PG0OD
6284 =P1V8S3 PG0OD	TP P1V8S3 PG0OD

Other S0 Rails PWRGD Circuit

Does not include D3C rails for GPU!!



3.3V G3Hot Supply & Power Control


SYNC_MASTER=M59_MG SYNC_DATE=08/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	NONE	SHT	64 OF 84



"S3AC" rail is ON in S3 on AC, OFF in S3 on battery

Power Aliases

SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	SHT	OF	REV.
	NONE	65	84	A.0.0

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Left I/O Power Connector



Battery Connector (Digital Signals)



<http://mycomp.su/xl>


PBus-In, Batt. & 3G Pwr Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	66	84	



ATI M56 PCI-E
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-7150	A.0.0
SCALE	SHT	OF
NONE	67	84



APPLE COMPUTER INC.

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
Keep C8590, C8591, R8590, R8594 and R8597 close to inductor


Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

For proper M56 power sequence, this pull-up must be powered before VCore
Pull-up voltage must be high enough to satisfy BBP FET Vgs (where V_s = 1.2V)
SI3446DV max Vgs is 1.6V
Vin must be > 2.8V

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:
R_a = V_{in} / 50 uA
R_b = -V_{out} / 50 uA

V_{out} = -0.55V
125mA max output
(Regulator limit)

GPU (M56) Core Supplies		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	68	84	

Page Notes

Power aliases required by this page:
 - =PP1V5_GPU_VDD15
 - =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	NONE	SHT	69 OF 84


Page Notes

Power aliases required by this page:
- =PPIV8R2V0_S0_FB_GPU
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



ATI M56 Frame Buffer I/F
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, PART. Values: D, 051-7150, A.0.0, NONE, 70, OF, 84.



8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

65A3_PP3V3_D3C_GPU_GPIOS



74D3	GPU_GPIO_0	IPD	Serial ROM	TESTIN[0]	Misc	Straps	TX_PWRS_ENb	
74D3	GPU_GPIO_1	IPD	TESTIN[1]	TX_DEEMPH_EN				
74D3	GPU_GPIO_2		VDD_VCL	TESTIN[2]	Reserved			
74D3	GPU_GPIO_3		TESTIN[3]	Reserved				
74D3	GPU_GPIO_4	IPD	TESTIN[4]	DEBUG_ACCESS				
74D3	GPU_GPIO_5		TESTIN[5]	Reserved				
74D3	GPU_GPIO_6		TESTIN[6]	Reserved				
74D3	GPU_GPIO_7		ENA_BL	TESTIN[7]		== GPU_BLON	79A4	
74D3	GPU_GPIO_8		ROMSO	TESTWR		Reserved		
74D3	GPU_GPIO_9	IPD	ROMSI			ROMIDCFG[3]		
74D3	GPU_GPIO_10		ROMSCK	TESTOUT[8]				
74C3	GPU_GPIO_11	IPD	TESTOUT[9]			ROMIDCFG[0]		Required for debug access
74C3	GPU_GPIO_12	IPD	TESTOUT[10]			ROMIDCFG[1]		Required for debug access
74C3	GPU_GPIO_13	IPD	TESTOUT[11]			ROMIDCFG[2]		Required for debug access
74C3	GPU_GPIO_14		TESTIN[8]					
74C3	GPU_GPIO_15		TESTIN[9]	PWRCTRL				
74C3	GPU_GPIO_16			SS_IN				
74C3	GPU_GPIO_17			Thm Mon' Int				
74D5	GPU_GPIO_18					NC GPU_GPIO_18		
74D5	GPU_GPIO_19					NC GPU_GPIO_19		
74D5	GPU_GPIO_20					NC GPU_GPIO_20		
74D5	GPU_GPIO_21					NC GPU_GPIO_21		
74D5	GPU_GPIO_22					NC GPU_GPIO_22		
74D5	GPU_GPIO_23					NC GPU_GPIO_23		
74D5	GPU_GPIO_24					GPU_MEM_256M		
74D5	GPU_GPIO_25					NC GPU_GPIO_25		
74D5	GPU_GPIO_26					NC GPU_GPIO_26		
74D5	GPU_GPIO_27					GPU_MEMID		
74D5	GPU_GPIO_28					NC GPU_GPIO_28		
74D5	GPU_GPIO_29					NC GPU_GPIO_29		
74D5	GPU_GPIO_30					NC GPU_GPIO_30		
74D5	GPU_GPIO_31					NC GPU_GPIO_31		
74D5	GPU_GPIO_32					NC GPU_GPIO_32		
74D5	GPU_GPIO_33					NC GPU_GPIO_33		
74D5	GPU_GPIO_34					NC GPU_GPIO_34		


Renamed signals

3484	GPU_CLK27M	MAKE_BASE=TRUE		GPU_XTALIN	74A5
	NC_GPU_XTALOUT	NO_TEST=TRUE		GPU_XTALOUT	74A5
	NC_ATI_ROMCS_L	NO_TEST=TRUE		TP_ATI_ROMCS_L	74A3
	NC_FB_A_MAL2	NO_TEST=TRUE		TP_FB_A_MAL2	70D5
	NC_FB_B_MAL2	NO_TEST=TRUE		TP_FB_B_MAL2	70D1
	NC_GPU_GENERICA	NO_TEST=TRUE		GPU_GENERICA	74C3
	NC_GPU_GENERICB	NO_TEST=TRUE		GPU_GENERICB	74C3
	NC_GPU_GENERICC	NO_TEST=TRUE		GPU_GENERICC	74C3
	NC_GPU_VGA_R	NO_TEST=TRUE		GPU_VGA_R	75C3
	NC_GPU_VGA_G	NO_TEST=TRUE		GPU_VGA_G	75C3
	NC_GPU_VGA_B	NO_TEST=TRUE		GPU_VGA_B	75C3
	TP_GPU_VGA_HSYNC	NO_TEST=TRUE		GPU_VGA_HSYNC	75B3
	TP_GPU_VGA_VSYNC	NO_TEST=TRUE		GPU_VGA_VSYNC	75B3
	NC_GPU_TV_Y	NO_TEST=TRUE		GPU_TV_Y	75B3
	NC_GPU_TV_C	NO_TEST=TRUE		GPU_TV_C	75B3
	NC_GPU_TV_COMP	NO_TEST=TRUE		GPU_TV_COMP	75B3
	NC_LVDS_U_DATAP<3>	NO_TEST=TRUE		LVDS_U_DATA_P<3>	75B3
	NC_LVDS_U_DATAN<3>	NO_TEST=TRUE		LVDS_U_DATA_N<3>	75B3
	NC_LVDS_L_DATAP<3>	NO_TEST=TRUE		LVDS_L_DATA_P<3>	75A3
	NC_LVDS_L_DATAN<3>	NO_TEST=TRUE		LVDS_L_DATA_N<3>	75A3
	NC_ATI_DVPCCLK	NO_TEST=TRUE		ATI_DVPCCLK	74C3
	NC_ATI_DVPCNTL<2..0>	NO_TEST=TRUE		ATI_DVPCNTL<2..0>	74B3 74D3
	NC_ATI_DVPCDATA<15..0>	NO_TEST=TRUE		ATI_DVPCDATA<15..0>	74B3

Required for debug access

TP_ATI_DVPCDATA<23..16>	ATI_DVPCDATA<23..16>	74B3
-------------------------	----------------------	------

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	84
NONE	71		

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)



U8400 M56P (6 OF 7)

GPIO_0	AD4	GPU GPIO 0	7108
GPIO_1	AD2	GPU GPIO 1	7108
GPIO_2	AD1	GPU GPIO 2	7108
GPIO_3	AD3	GPU GPIO 3	7108
GPIO_4	AC1	GPU GPIO 4	7108
GPIO_5	AC2	GPU GPIO 5	7108
GPIO_6	AC3	GPU GPIO 6	7108
GPIO_7_BLON	AB2	GPU GPIO 7	7108
GPIO_8	AC6	GPU GPIO 8	7108
GPIO_9	AC5	GPU GPIO 9	7108
GPIO_10	AC4	GPU GPIO 10	7108
GPIO_11	AB3	GPU GPIO 11	7108
GPIO_12	AB4	GPU GPIO 12	7108
GPIO_13	AB5	GPU GPIO 13	7108
GPIO_14	AB5	GPU GPIO 14	7108
GPIO_15	AB8	GPU GPIO 15	7108
GPIO_16	AA8	GPU GPIO 16	7108
GPIO_17	AB7	GPU GPIO 17	7108
GENERIC_A	AE22	GPU GENERIC_A	7101
GENERIC_B	AE23	GPU GENERIC_B	7101
GENERIC_C	AE23	GPU GENERIC_C	7101
GENERIC_D	AE23	GPU GENERIC_D	68A7
PANEL_DIGON	AE11	GPU DIGON	79A4
CONTROL_VARY_BL	AD12	GPU VARY BL	79A4
NC0	AB6	NC	
NC_DVOVMODE_0	AE4	NC	
NC_DVOVMODE_1	AL4	NC	
DVPCLK	AG1	ATI DVPCLK	7181
DVPCNTL_0	AF2	ATI DVPCNTL<0>	7181
DVPCNTL_1	AE1	ATI DVPCNTL<1>	7181
DVPCNTL_2	AE3	ATI DVPCNTL<2>	7181
DVPDATA_0	AG2	ATI DVPDATA<0>	7181
DVPDATA_1	AG3	ATI DVPDATA<1>	7181
DVPDATA_2	AB2	ATI DVPDATA<2>	7181
DVPDATA_3	AB3	ATI DVPDATA<3>	7181
DVPDATA_4	AB2	ATI DVPDATA<4>	7181
DVPDATA_5	AL1	ATI DVPDATA<5>	7181
DVPDATA_6	AE2	ATI DVPDATA<6>	7181
DVPDATA_7	AE1	ATI DVPDATA<7>	7181
DVPDATA_8	AE3	ATI DVPDATA<8>	7181
DVPDATA_9	AE2	ATI DVPDATA<9>	7181
DVPDATA_10	AE3	ATI DVPDATA<10>	7181
DVPDATA_11	AE1	ATI DVPDATA<11>	7181
DVPDATA_12	AE6	ATI DVPDATA<12>	7181
DVPDATA_13	AE4	ATI DVPDATA<13>	7181
DVPDATA_14	AE5	ATI DVPDATA<14>	7181
DVPDATA_15	AG4	ATI DVPDATA<15>	7181
DVPDATA_16	AL3	ATI DVPDATA<16>	7181
DVPDATA_17	AB4	ATI DVPDATA<17>	7181
DVPDATA_18	AL4	ATI DVPDATA<18>	7181
DVPDATA_19	AG5	ATI DVPDATA<19>	7181
DVPDATA_20	AE5	ATI DVPDATA<20>	7181
DVPDATA_21	AE6	ATI DVPDATA<21>	7181
DVPDATA_22	AE7	ATI DVPDATA<22>	7181
DVPDATA_23	AG6	ATI DVPDATA<23>	7181
THERMAL_DIODE	DPLUS	ATI TDIODE P	5286
	DMINUS	ATI TDIODE N	5286
ROM_ROMCS*	AC7	TP ATI ROMCS L	71C1
TEST_TESTEN	AG22	ATI TESTEN	

ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	74	84	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	75	84	A.0.0

8

7

6

5

4


3

2


1

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	7583 77C3
	VGA	VGA	GPU_G2	7583 77C3
	VGA	VGA	GPU_B2	7583 77C3
	LVDS	LVDS	LVDS_U_CLK_P	7583 79C3
	LVDS	LVDS	LVDS_U_CLK_N	7583 79C3
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	7583 7983 79C3
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	7583 79C3
	LVDS	LVDS	LVDS_L_CLK_P	75A3 79C3
	LVDS	LVDS	LVDS_L_CLK_N	75A3 79C3
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	75A3 79C3
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	75A3 79C3
	LVDS	LVDS	LVDS_U_CLK_CONN_P	681 7682 79C1
	LVDS	LVDS	LVDS_U_CLK_CONN_N	681 7682 79C1
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	681 7682 76C3 79C1 79D1
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	681 76C2 79C1 79D1
	LVDS	LVDS	LVDS_L_CLK_CONN_P	681 76C3 79C1
	LVDS	LVDS	LVDS_L_CLK_CONN_N	681 76C3 79C1
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	6A1 681 76C3 79C1
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	6A1 76C3 79C1
	TMDS	TMDS	TMDS_CLK_P	75C3 7788 84B4
	TMDS	TMDS	TMDS_CLK_N	75C3 7788 84B4
	TMDS	TMDS	TMDS_DATA_P<5..3>	75C3 77A8 7788 84A4
	TMDS	TMDS	TMDS_DATA_N<5..3>	75C3 77A8 7788 84A4
	TMDS	TMDS	TMDS_DATA_P<2..0>	75C3 77C8 77D8 84A4
	TMDS	TMDS	TMDS_DATA_N<2..0>	75C3 77C8 77D8 84A4

LCD (LVDS) INTERFACE



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	76	84	

8

7

6

5

4


3

2


1

TMDS Filtering

Place termination components close to GPU, common mode chokes near connector.



VGA SYNC BUFFERS




PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	NET_TYPE	
			TMDS_CLK_R_P	7787
			TMDS_CLK_R_N	7707
			TMDS_CLK_F_P	7785 7786 8444
			TMDS_CLK_F_N	77A5 7706 8444
			TMDS_DATA_F_P<5...0>	77A5 7783 7785 7786 7706 7706 8444
			TMDS_DATA_F_N<5...0>	77A5 7783 7785 7786 7706 7706 8444

ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



DVI INTERFACE


DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

3V LEVEL SHIFTERS



External Display Connector

SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	77	84	

8

7

6

5


4

3


2

1


Left ALS Connector



Top-Case Connector



SATA HDD & IR & SIL Flex Connector



M59 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	78	84	

8

7

6

5

4


3

2

1


LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be OV.




PGOOD Monitor for GPU Rails

D3CPGOOD_ALL BOM option stuffs LTC2903 circuit to monitor all D3C rails to qualify D3CPGOOD. D3CPGOOD_3V3 BOM option uses only PP3V3_D3C to qualify D3CPGOOD.




LVDS Mux Selection Qualification


Enables the GPU LVDS path in the mux with the qualification that the GPU has turned on panel power and that the panel power has risen to (near) 3.3V. This should eliminate need for LVDS pulldowns




GPU DDC Pass FETs



LVDS I/F Mux



Panel/Backlight Control Mux



LVDS Interface Pull-downs
 SYNC_MASTER=M59_MG SYNC_DATE=08/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

Date - Radar # - Description

Date - Radar # - Description

Date - Radar # - Description

DMS Release #01000

2006/05/26 - 4508681 - Release for Proto

DMS Release #04000

2006/06/30 - 4566939 - Release for EVT

DMS Release #07000

2006/08/07 - 4607952 - Release for DVT

DMS Release #0A000

2006/09/19 - 4726575 - Release for PVT

D

D

C

C

B

B

A

A

<http://mycomp.su/xl>

Revision History

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7150	A.0.0
SCALE	SHT	OF
NONE	80	84

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	
FSB_ADDR2ADDR	*	=2:1_SPACING	
FSB_ADSTB	*	=3:1_SPACING	
FSB_ADDR2ADSTB	*	=3:1_SPACING	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DATA	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	
FSB_DATA2DATA	*	=2:1_SPACING	
FSB_DSTB	*	=3:1_SPACING	
FSB_DATA2DSTB	*	=3:1_SPACING	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_COMMON	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended.
 Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs.
 Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs.
 DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer.
 Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.
 NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_27O1	*	=2:1_SPACING	
CPU_COMP	*	25 MIL	
CPU_OTLREF	*	25 MIL	
CPU_ITP	*	=2:1_SPACING	
CPU_VCCSENSE	*	25 MIL	

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	
MEM_CTRL2CTRL	*	=2:1_SPACING	
MEM_CTRL2MEM	*	=3:1_SPACING	
MEM_CMD2CMD	*	=1.5:1_SPACING	
MEM_CMD2MEM	*	=3:1_SPACING	
MEM_DATA2DATA	*	=1.5:1_SPACING	
MEM_DATA2MEM	*	=3:1_SPACING	
MEM_DQS2MEM	*	=3:1_SPACING	
MEM_2OTHER	*	25 MIL	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL
MEM_CTRL	MEM_DATA	*	MEM_DATA2CTRL
MEM_CTRL	MEM_DQS	*	MEM_DQS2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2CTRL
MEM_DATA	MEM_CMD	*	MEM_DATA2CMD
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2DQS

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2DATA
MEM_CMD	MEM_DQS	*	MEM_CMD2DQS

Need to support MEM_*-style wildcards!

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	
DMI	*	20 MIL	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	
SATA	*	20 MIL	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	
USB2_CLK	*	25 MIL	

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	
SPI	*	=1.8:1_SPACING	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	
CLK_PCIE	*	20 MIL	
CLK_MED	*	20 MIL	
CLK_SLOW	*	10 MIL	

Napa Platform Constraints	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

	APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	OF	84	A.0.0

GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	
FB_CLK	*	=2.5:1_SPACING	
FB_DATA	*	=2.5:1_SPACING	

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.
 CTRL lines are 55-ohm single-ended impedance.
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.
 NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"
 SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	
TMDS	*	=3:1_SPACING	
VGA	*	15 MIL	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	
TMDS_PAIR2PAIR	*	25 MIL	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.
 LVDS and TMDS pairs should be kept at least 25 mils apart.
 Ground shields can be used around each pair if spacing cannot be met.
 VGA should be routed as close to 75-ohms single-ended impedance as possible.
 VGA signals should be kept at least 15 mils from other traces.
 Ground shields recommended around VGA signals.
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"
 SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	
FW	*	=3:1_SPACING	

note

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	

<http://mycomp.su/xl>

More System Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	82	84	

M59 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM		
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM					
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM					
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM					
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM					
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM					
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM					
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM					
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
Unsupported rule									
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM		
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM		
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM		
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM		
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM		
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM		
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM		
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	
STANDARD	*	=DEFAULT	
BGA_P1MM	*	=DEFAULT	
BGA_P2MM	*	=DEFAULT	
BGA_P3MM	*	=DEFAULT	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	
1.8:1_SPACING	*	0.18 MM	
2:1_SPACING	*	0.2 MM	
2.5:1_SPACING	*	0.25 MM	
3:1_SPACING	*	0.3 MM	
4:1_SPACING	*	0.4 MM	

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	ISL2, ISL11	0.1 MM	
1.8:1_SPACING	ISL2, ISL11	0.1 MM	
2:1_SPACING	ISL2, ISL11	0.1 MM	
2.5:1_SPACING	ISL2, ISL11	0.1 MM	
3:1_SPACING	ISL2, ISL11	0.1 MM	
4:1_SPACING	ISL2, ISL11	0.1 MM	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	ISL2, ISL11	0.1 MM	
CLK_PCIE	ISL2, ISL11	0.1 MM	
CLK_MED	ISL2, ISL11	0.1 MM	
CLK_SLOW	ISL2, ISL11	0.1 MM	
CPU_COMP	ISL2, ISL11	0.1 MM	
CPU_OTLREF	ISL2, ISL11	0.1 MM	
CPU_VCCSENSE	ISL2, ISL11	0.1 MM	
DMI	ISL2, ISL11	0.1 MM	
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	
MEM_ZOTHER	ISL2, ISL11	0.1 MM	
PCIE	ISL2, ISL11	0.1 MM	
SATA	ISL2, ISL11	0.1 MM	
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	
VGA	ISL2, ISL11	0.1 MM	

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR_OVERRIDE	*	=2:1_SPACING_OVERRIDE	VERRIDE
FSB_ADDR2ADDR_OVERRIDE	*	=STANDARD_OVERRIDE	VERRIDE
FSB_ADSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	VERRIDE
FSB_ADDR2ADSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	VERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA_OVERRIDE	*	=2:1_SPACING_OVERRIDE	VERRIDE
FSB_DATA2DATA_OVERRIDE	*	=STANDARD_OVERRIDE	VERRIDE
FSB_DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	VERRIDE
FSB_DATA2DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	VERRIDE

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_ZOTHER_OVERRIDE	*	0.5 MM_OVERRIDE	VERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_2PCI_OVERRIDE	*	0.1 MM_OVERRIDE	VERRIDE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S_OVERRIDE	*	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	*	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_85D_OVERRIDE	*	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

M59 Spacing & Physical Constraints
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 DRAWING NUMBER: 051-7150
 REV: A.0.0
 SCALE: NONE
 SHEET: 83 OF 84

8		7		6		5		4		3		2		1		
D	ELECTRICAL_CONSTRAINT_SET	NET_TYPE														
		PHYSICAL	SPACING													
	FSB_55S	FSB_COMMON	FSB_ADS L	505	704	1204	MEM_CLK		MEM_70D							
	FSB_55S	FSB_COMMON	FSB_BNR L	505	704	1204	MEM_CTRN		MEM_45S							
	FSB_55S	FSB_COMMON	FSB_BPRT L	706	1204		MEM_CMD		MEM_55S							
	FSB_55S	FSB_COMMON	FSB_BREQ L	505	704	1204	MEM_DATA		MEM_55S							
	FSB_55S	FSB_COMMON	FSB_DBSY L	505	704	1284	MEM_PGR		MEM_85D							
	FSB_55S	FSB_COMMON	FSB_DEFER L	706	1284		FR_CLK		FR_75D							
	FSB_55S	FSB_COMMON	FSB_DPWR L	783	1284		FR_ADCTRY		FR_55S_TO_55S							
	FSB_55S	FSB_COMMON	FSB_DRDY L	505	704	1284	FR_ADCTRY		FR_55S							
	FSB_55S	FSB_COMMON	FSB_HIT L	505	704	1284	FR_DATA		FR_40S							
	FSB_55S	FSB_COMMON	FSB_HITM L	505	704	1284	LYDR		LYDR_100D							
	FSB_55S	FSB_COMMON	FSB_LOCK L	505	704	1284	TMDS		TMDS_100D							
	FSB_55S	FSB_COMMON	FSB_RS L<2..0>	706	1284		VDR		VDR_75S							
	FSB_55S	FSB_COMMON	FSB_TRDY L	706	1284		RCLK		RCLK_100D							
	FSB_55S	FSB_COMMON	FSB_CPURST L	706	1185	1204	DMI		DMI_100D							
	FSB_55S	FSB_DATA	FSB_D L<63..0>	505	783	784	703	704	1286	1206	1206					
	FSB_55S	FSB_DATA	FSB_DINV L<3..0>	505	783	784	703	704	1284							
	FSB_55S	FSB_DATA	FSB_DSTBP L<3..0>	505	783	784	703	704	1284							
	FSB_55S	FSB_DATA	FSB_DSTBN L<3..0>	505	783	784	703	704	1284							
	FSB_55S	FSB_ADDR	FSB_A L<31..3>	505	708	708	1204	1204								
	FSB_55S	FSB_ADDR	FSB_REQ L<4..0>	505	708	1204	1284									
	FSB_55S	FSB_ADDR	FSB_ADSTB L<3..0>	505	708	708	1204									
	FSB_55S		FSB_IERR L	706												
	FSB_55S		FSB_FERR L	783	2104											
	FSB_55S		CPU_PWRGD	708	2104											
	FSB_55S		CPU_INTR	708	2104											
	FSB_55S		CPU_NMI	708	2104											
	FSB_55S		CPU_A20M L	708	2104											
	FSB_55S		CPU_DPSLP L	783	2104											
	FSB_55S		CPU_IGNNE L	708	2104											
	FSB_55S		CPU_INIT L	706	2104											
	FSB_55S		CPU_SMI L	708	2104											
	FSB_55S		CPU_STPCLK L	708	2104											
	FSB_55S	CPU_2701	CPU_THERMTRIP L	1487	2303	5908										
	FSB_55S	CPU_2701	PM DPRSLPVR	5907												
	FSB_55S	CPU_2701	IMVP DPRSLPVR	784												
	FSB_55S	CPU_GTLREF	CPU_GTLREF	783												
	FSB_55S	CPU_COMP	CPU_COMP<3>	783												
	FSB_55S	CPU_COMP	CPU_COMP<2>	783												
	FSB_55S	CPU_COMP	CPU_COMP<1>	783												
	FSB_55S	CPU_COMP	CPU_COMP<0>	783												
	FSB_55S	CPU_ITP	XDP_BPM L<5..0>	705	1183											
	FSB_55S	CPU_ITP	CPU_XDP_CLK P	1183	3403											
	FSB_55S	CPU_ITP	CPU_XDP_CLK N	1183	3403											
	FSB_55S	CPU_ITP	ITPRESET L	1183												
	FSB_55S	CPU_2701	CPU_VID<6..0>	887	902	8486										
	FSB_55S	CPU_2701	CPU_VID<6..0>	887	902	8486										
	THERM	CPU_27F4S	CPU_VCCSENSE	886	59A1											
	THERM	CPU_27F4S	CPU_VCCSENSE	886	59A1											
		CPU_27F4S	CPU_VCCSENSE	59A3												
		CPU_27F4S	CPU_VCCSENSE	59A3												
	B															
A																

http://mycomp.su/xl

M59 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART