












NOTES (UNLESS OTHERWISE SPECIFIED)

REV	EDM	DESCRIPTION OF REVISION




METRIC		Apple Inc.	
DRAWN	DATE	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSION HEREOF IS THE FOLLOWING:	
APPLE	04/05/13	(1) TO WHOM IN THIS DOCUMENT IS CONFIDENTIAL	
DESIGNED	DATE	(2) NOT TO REPRODUCE OR COPY	
APPLE	04/05/13	(3) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
DIMENSIONS ARE IN MILLIMETERS		TOLERANCES	
X.X	± 0.2	TITLE	
X.XX	± 0.10	IPAD WI-FI + CELLULAR (4TH GENERATION)	
X.XXX	± 0.050	DRAWING NUMBER	
ANGLES	$\pm 0.5^\circ$	REV. 02	
DO NOT SCALE DRAWINGS	SCALE	NONE	
THIRD ANGLE PROJECTION	SIZE	SHEET 1 OF 1	

820-3249-TOP MLB



820-3249-BOT MLB



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

iPad 4th Gen

LAST_MODIFIED=Thu Jul 26 10:29:36 2012


REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0001554595	PRODUCTION RELEASED		2012-07-26

PDF	CSA	CONTENTS	SYNC MASTER	DATE	(SYSTEM DRI)
1	1	Table of Contents	N/A	N/A	(AMANDA)
2	2	BLOCK DIAGRAM: SYSTEM	N/A	N/A	(AMANDA)
3	4	BOM TABLES	N/A	N/A	(AMANDA)
4	6	AP: MAIN	N/A	N/A	(TERRY)
5	7	AP: I/Os	N/A	N/A	(AMANDA)
6	8	AP: NAND	N/A	N/A	(TERRY)
7	9	AP: TV, DP, MIPI	N/A	N/A	(TERRY)
8	10	AP: DDR	N/A	N/A	(TERRY)
9	11	AP: POWER	N/A	N/A	(TERRY)
10	12	AP: MISC & ALIASES	N/A	N/A	(TERRY)
11	13	DDR 0 AND 1	N/A	N/A	(TERRY)
12	14	DDR 2 AND 3	N/A	N/A	(TERRY)
13	16	NAND	N/A	N/A	(AMANDA)
14	21	ALIASES	N/A	N/A	(AMANDA)
15	22	VIDEO: EDP CONNECTOR	N/A	N/A	(JOE)
16	30	GRAPE: GROUNDHOG, CONN, BOOST	N/A	N/A	(AMANDA)
17	31	GRAPE: Z1, Z2	N/A	N/A	(AMANDA)
18	36	AUDIO: L81 CODEC	N/A	N/A	(TERRY)
19	37	AUDIO: SPEAKER AMP	N/A	N/A	(TERRY)
20	54	SENSOR FLEX CONN	N/A	N/A	(MARK)
21	55	SENSOR CONN FILTERS 1	N/A	N/A	(MARK)
22	56	SENSOR CONN FILTERS 2	N/A	N/A	(MARK)
23	57	E75 DOCK SUPPORT	N/A	N/A	(JOE)
24	58	IO FLEX CONN	N/A	N/A	(JOE)
25	59	TRISTAR	N/A	N/A	(JOE)
26	60	CONNECTOR: CELLULAR	N/A	N/A	(AMANDA)
27	61	WIFI/BT	N/A	N/A	(MATT)
28	75	POWER: BATTERY CONNECTOR	MADHAVI	12/06/2011	(MADHAVI)
29	81	PMU: ADRIANA PAGE 1	MADHAVI	12/06/2011	(MADHAVI)
30	82	PMU: ADRIANA PAGE 2	MADHAVI	12/06/2011	(MADHAVI)

PDF	CSA	CONTENTS	SYNC MASTER	DATE	(SYSTEM DRI)
31	83	PMU: ADRIANA PAGE 3	MADHAVI	12/06/2011	(MADHAVI)
32	90	DEBUG/MISC.	MLB	11/09/2011	(AMANDA)
33	93	TEST/HOLES/FIDUCUALS	N/A	N/A	(AMANDA)
34	121	POWER ALIASES	N/A	N/A	(MADHAVI)
35	150	CONSTRAINTS: MLB RULES	MIKE	11/30/2011	(AMANDA)
36	151	CONSTRAINTS: LOW SPEED BUS	MIKE	11/30/2011	(AMANDA)
37	152	CONSTRAINTS: DISPLAY/AUDIO	MIKE	11/30/2011	(AMANDA)
38	153	CONSTRAINTS: DDR/FMI	MIKE	11/30/2011	(AMANDA)
39	154	CONSTRAINTS: POWER / GND	MIKE	11/30/2011	(AMANDA)

DRAWING
MLB
DRAWING

DRAWING TITLE		X140 MLB	
DRAWING NUMBER		051-9385	SIZE D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 39	
IV ALL RIGHTS RESERVED			



SYNC MASTER=N/A		SYNC DATE=N/A	
BLOCK DIAGRAM: SYSTEM			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 39	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

BOM OPTIONS

COMMON
ALTERNATE

16GB_PROD: 16GB CONFIG
32GB_PROD: 32GB CONFIG
64GB_PROD: 64GB CONFIG
DEV: DEV BOARD ONLY

MLB: MLB BOARD ONLY
MLB_A: WIFI ONLY CONFIG
MLB_B: CELLULAR CONFIG
MLB_C: CELLULAR CONFIG
MLB_D: LEGACY CELLULAR CONFIG
MLB_E: LEGACY CELLULAR CONFIG

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE

MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-4195	1	FENCE, NAND, TOP, MLB, X140	PD_FENCE_NAND	CRITICAL	
806-3493	1	FENCE, LARGE, TOP, MLB, X140	PD_FENCE_LARGE	CRITICAL	
806-3956	1	FENCE, AMP, MLB, X140	PD_FENCE_AMP	CRITICAL	
806-4196	1	FENCE, 1, BTM, MLB, X140	PD_FENCE_BT1	CRITICAL	
806-3492	1	FENCE, 2, BTM, MLB, X140	PD_FENCE_BT2	CRITICAL	

BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7838	1	EEEE FOR 639-3736 (MLB A 16G)	EEEE_F1WD	CRITICAL	EEEE_MLB_A_16G
825-7838	1	EEEE FOR 639-3737 (MLB A 32G)	EEEE_F1WH	CRITICAL	EEEE_MLB_A_32G
825-7838	1	EEEE FOR 639-3738 (MLB A 64G)	EEEE_F1W8	CRITICAL	EEEE_MLB_A_64G
825-7838	1	EEEE FOR 639-4176 (MLB A 128G)	EEEE_F80Q	CRITICAL	EEEE_MLB_A_128G
825-7838	1	EEEE FOR 639-3263 (MLB B 16G)	EEEE_DWKG	CRITICAL	EEEE_MLB_B_16G
825-7838	1	EEEE FOR 639-3739 (MLB B 32G)	EEEE_F1W7	CRITICAL	EEEE_MLB_B_32G
825-7838	1	EEEE FOR 639-3740 (MLB B 64G)	EEEE_F1WC	CRITICAL	EEEE_MLB_B_64G
825-7838	1	EEEE FOR 639-4177 (MLB B 128G)	EEEE_F80P	CRITICAL	EEEE_MLB_B_128G
825-7838	1	EEEE FOR 639-3741 (MLB C 16G)	EEEE_F1WG	CRITICAL	EEEE_MLB_C_16G
825-7838	1	EEEE FOR 639-3742 (MLB C 32G)	EEEE_F1WF	CRITICAL	EEEE_MLB_C_32G
825-7838	1	EEEE FOR 639-3743 (MLB C 64G)	EEEE_F1W9	CRITICAL	EEEE_MLB_C_64G
825-7838	1	EEEE FOR 639-4178 (MLB C 128G)	EEEE_F80R	CRITICAL	EEEE_MLB_C_128G

SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9385	1	SCH, MLB, X140	SCH1	CRITICAL	
820-3249	1	PCBF, MLB, X140	PCB1	CRITICAL	

SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0598	1	IC, SOC, H5G, FCBGA1089, 0.5MM	U0600	CRITICAL	

PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0622	1	IC, PMU, ADRIANA, D2018A1, FCBGA	U8100	CRITICAL	

SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0636	2	LPDDR2, 533MHZ, 512MB, SAMSUNG, 38NM	U1300, U1400	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
333S0637	333S0636		U1300, U1400	LPDDR2, 533MHZ, HYNIX, 38NM
333S0638	333S0636		U1400, U1400	LPDDR2, 533MHZ, ELPIDA, 38NM

NAND

16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0878	1	TOSHIBA PP1.5 16GB	U1600	CRITICAL	16GB_PROD

32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0879	1	TOSHIBA PP1.5 32GB	U1600	CRITICAL	32GB_PROD


64GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0880	1	TOSHIBA PP1.5 64GB	U1600	CRITICAL	64GB_PROD



128GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0912	1	TOSHIBA PP1.5 128GB	U1600	CRITICAL	128GB_PROD

SYNC MASTER=N/A		SYNC DATE=N/A	
BOM TABLES			
		DRAWING NUMBER	051-9385
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	4 OF 154
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 39
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=N/A		SYNC DATE=N/A	
AP: MAIN			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9385	D
		REVISION	
		A.0.0	
		PAGE	
		6 OF 154	
		SHEET	
		4 OF 39	



I2S0_CODEC_ASP_MCK_R	M27	I2S0_MCK
I2S0_CODEC_ASP_BCLK	M29	I2S0_BCLK
I2S0_CODEC_ASP_LRCK	N31	I2S0_LRCK
I2S0_CODEC_ASP_DIN	M32	I2S0_DIN
I2S0_CODEC_ASP_DOUT	M26	I2S0_DOUT
I2S1_SPKAMP_MCK	H30	I2S1_MCK
I2S1_SPKAMP_BCLK	L24	I2S1_BCLK
I2S1_SPKAMP_LRCK	L23	I2S1_LRCK
I2S1_SPKAMP_DIN	M24	I2S1_DIN
I2S1_SPKAMP_DOUT	N30	I2S1_DOUT
NC_I2S2_MCK	J29	I2S2_MCK
I2S2_BT_BCLK	L29	I2S2_BCLK
I2S2_BT_LRCK	L28	I2S2_LRCK
I2S2_BT_DIN	L26	I2S2_DIN
I2S2_BT_DOUT	L25	I2S2_DOUT
NC_I2S3_MCK	L32	I2S3_MCK
I2S3_CODEC_XSP_BCLK	E29	I2S3_BCLK
I2S3_CODEC_XSP_LRCK	K32	I2S3_LRCK
I2S3_CODEC_XSP_DIN	J25	I2S3_DIN
I2S3_CODEC_XSP_DOUT	M30	I2S3_DOUT
NC_I2S4_MCK	F31	I2S4_MCK
NC_I2S4_BCLK	H25	I2S4_BCLK
NC_I2S4_LRCK	K28	I2S4_LRCK
NC_I2S4_DIN	K31	I2S4_DIN
NC_I2S4_DOUT	J32	I2S4_DOUT
NC_AP_GPIO216	K29	SPDIF
GPIO_BOARD_ID_2	Y31	SPI0_MISO
GPIO_BOARD_ID_1	V28	SPI0_MOSI
GPIO_BOARD_ID_0	V32	SPI0_SCLK
TP_SPI0_SSN	V29	SPI0_SSN
SPI1_CODEC_MISO	AB29	SPI1_MISO
SPI1_CODEC_MOSI	Y29	SPI1_MOSI
SPI1_CODEC_SCLK	AA28	SPI1_SCLK
SPI1_CODEC_CS_L	AA32	SPI1_SSN
BB_JTAG_TRST_RF_L	AB28	SPI2_MISO
BB_JTAG_TDI_RF	AB33	SPI2_MOSI
BB_JTAG_TDO_RF	AC29	SPI2_SCLK
GPIO_BB_HSIC_HOST_RDY	W33	SPI2_SSN
SPI3_GRAPE_MISO	D19	SPI3_MISO
SPI3_GRAPE_MOSI	G20	SPI3_MOSI
SPI3_GRAPE_SCLK	E19	SPI3_SCLK
SPI3_GRAPE_CS_L	F19	SPI3_SSN

GPIO

GPIO_BTN_HOME_L	AK20	GPIO10
GPIO_BTN_ONOFF_L	AJ19	GPIO1
GPIO_BB_HSIC_DEV_RDY	AK22	GPIO2
GPIO_BTN_VOL_UP_L	AK19	GPIO3
GPIO_ALS_IRO_L	AK21	GPIO4
GPIO_BT_WAKE	AK24	GPIO5
GPIO_AP_MODEM_WAKE	AJ21	GPIO6
BB_JTAG_TMS_RF	AK18	GPIO7
GPIO_BB_RST_L	AL26	GPIO8
GPIO_BB_RADIO_ON_L	AH25	GPIO9
GPIO_BB_RESET_DET_L	AJ18	GPIO10
GPIO_ACCEL_IRO2_L	AJ23	GPIO11
GPIO_BB_HSIC_RESUME	AK23	GPIO12
GPIO_WLAN_HSIC_HOST_RDY	AJ20	GPIO13
GPIO_BTN_VOL_DOWN_L	AJ22	GPIO14
GPIO_BB_GSM_TXBURST	AJ24	GPIO15
GPIO_BOARD_ID_3	AL25	GPIO16
PMU_GPIO_TS_INT	AM26	GPIO17
GPIO_BOOT_CONFIG_0	AK25	GPIO18
GPIO_BB_GPS_SYNC	AN26	GPIO19
GPIO_PROX_IRO_L	F26	GPIO20
GPIO_GYRO_IRO1	E26	GPIO21
GPIO_PMU_KEEPACT	J31	GPIO22
GPIO_PMU_IRO_L	F29	GPIO23
GPIO_WLAN_HSIC_DEV_RDY	E30	GPIO24
GPIO_BOOT_CONFIG_1	H31	GPIO25
GPIO_FORCE_DFU	J30	GPIO26
GPIO_DFU_STATUS	H32	GPIO27
GPIO_BOOT_CONFIG_2	G27	GPIO28
GPIO_BOOT_CONFIG_3	E27	GPIO29
GPIO_BTN_SRL_L	F32	GPIO30
GPIO_GRAPE_IRO_L	J28	GPIO31
GPIO_WL_HSIC_RESUME	G31	GPIO32
GPIO_SPKAMP_RST_L	G32	GPIO33
GPIO_SPKAMP_KEEPACT	G28	GPIO34
GPIO_SPKAMP_RIGHT_IRO_L	G33	GPIO35
EM_LCDVDD_PWREN	J26	GPIO36
GPIO_SPKAMP_LEFT_IRO_L	G30	GPIO37
SPK_ID	G29	GPIO38
GPIO_CODEC_IRO_L	F27	GPIO39
GPIO_GRAPE_FW_DNLD_EN_L	H19	GPIO_3V0
GPIO_GRAPE_RST_L	J19	GPIO_3V1

GPIO

GPIO_BTN_HOME_L	AK20	GPIO10
GPIO_BTN_ONOFF_L	AJ19	GPIO1
GPIO_BB_HSIC_DEV_RDY	AK22	GPIO2
GPIO_BTN_VOL_UP_L	AK19	GPIO3
GPIO_ALS_IRO_L	AK21	GPIO4
GPIO_BT_WAKE	AK24	GPIO5
GPIO_AP_MODEM_WAKE	AJ21	GPIO6
BB_JTAG_TMS_RF	AK18	GPIO7
GPIO_BB_RST_L	AL26	GPIO8
GPIO_BB_RADIO_ON_L	AH25	GPIO9
GPIO_BB_RESET_DET_L	AJ18	GPIO10
GPIO_ACCEL_IRO2_L	AJ23	GPIO11
GPIO_BB_HSIC_RESUME	AK23	GPIO12
GPIO_WLAN_HSIC_HOST_RDY	AJ20	GPIO13
GPIO_BTN_VOL_DOWN_L	AJ22	GPIO14
GPIO_BB_GSM_TXBURST	AJ24	GPIO15
GPIO_BOARD_ID_3	AL25	GPIO16
PMU_GPIO_TS_INT	AM26	GPIO17
GPIO_BOOT_CONFIG_0	AK25	GPIO18
GPIO_BB_GPS_SYNC	AN26	GPIO19
GPIO_PROX_IRO_L	F26	GPIO20
GPIO_GYRO_IRO1	E26	GPIO21
GPIO_PMU_KEEPACT	J31	GPIO22
GPIO_PMU_IRO_L	F29	GPIO23
GPIO_WLAN_HSIC_DEV_RDY	E30	GPIO24
GPIO_BOOT_CONFIG_1	H31	GPIO25
GPIO_FORCE_DFU	J30	GPIO26
GPIO_DFU_STATUS	H32	GPIO27
GPIO_BOOT_CONFIG_2	G27	GPIO28
GPIO_BOOT_CONFIG_3	E27	GPIO29
GPIO_BTN_SRL_L	F32	GPIO30
GPIO_GRAPE_IRO_L	J28	GPIO31
GPIO_WL_HSIC_RESUME	G31	GPIO32
GPIO_SPKAMP_RST_L	G32	GPIO33
GPIO_SPKAMP_KEEPACT	G28	GPIO34
GPIO_SPKAMP_RIGHT_IRO_L	G33	GPIO35
EM_LCDVDD_PWREN	J26	GPIO36
GPIO_SPKAMP_LEFT_IRO_L	G30	GPIO37
SPK_ID	G29	GPIO38
GPIO_CODEC_IRO_L	F27	GPIO39
GPIO_GRAPE_FW_DNLD_EN_L	H19	GPIO_3V0
GPIO_GRAPE_RST_L	J19	GPIO_3V1

OMIT_TABLE
U0600 BALI-H5G
BGA
SYM 2 OF 12

EHCI_PORT_PWR0	AK28	GPIO_BRD_REV0	AK10
EHCI_PORT_PWR1	AJ25	GPIO_BRD_REV1	AK10
EHCI_PORT_PWR2	AK26	GPIO_BRD_REV2	AK10
EHCI_PORT_PWR3	AK27	NC_EHCI_PORT_PWR3_AP	AK10
TMR32_PWM0	V33	GPIO_GYRO_IRO2	AK22
TMR32_PWM1	W31	GPIO_ACCEL_IRO1_L	AK22
TMR32_PWM2	V27	NC_TMR32_PWM2_AP	AK22
UART0_RXD	K18	NC_UART0_RXD	AK22
UART0_TXD	K19	NC_UART0_TXD	AK22
UART1_CTSN	AM27	UART1_BB_CTS_L	AK22
UART1_RTSN	AM28	UART1_BB_RTS_L	AK22
UART1_RXD	AN27	UART1_BB_RXD	AK22
UART1_TXD	AN28	UART1_BB_TXD	AK22
UART2_CTSN	Y30	BB_JTAG_TCK_RF	AK22
UART2_RTSN	AC27	NC_UART2_RTSN	AK22
UART2_RXD	AC33	UART2_TS_ACC_RXD	AK22
UART2_TXD	AD33	UART2_TS_ACC_TXD	AK22
UART3_CTSN	AB32	UART3_BT_CTS_L	AK22
UART3_RTSN	AC30	UART3_BT_RTS_L	AK22
UART3_RXD	AC32	UART3_BT_RXD	AK22
UART3_TXD	AD32	UART3_BT_TXD	AK22
UART4_CTSN	Y27	NC_UART4_CTS_L	AK22
UART4_RTSN	AA29	NC_UART4_RTS_L	AK22
UART4_RXD	AB31	UART4_WLAN_RXD	AK22
UART4_TXD	AC31	UART4_WLAN_TXD	AK22
UART5_RXD	J18	UART5_BATTERY_TRXD	AK22
UART5_TXD	K17	NC_UART5_TXD	AK22
UART6_CTSN	AC28	NC_UART6_CTSN	AK22
UART6_RTSN	W30	NC_UART6_RTSN	AK22
UART6_RXD	AA30	UART6_AP_RXD	AK22
UART6_TXD	AA31	UART6_AP_TXD	AK22

TO BB UART MDM9600



TO TRISTAR 1.8V

TO BT UART BCM4330


WIPI DEBUG

TO TRISTAR 1.8V








BUTTON PULLUPS



I2C PULL-UPS




PAGE TITLE		SYNC DATE=N/A	
AP: I/Os		DRAWING NUMBER	SIZE
Apple Inc.		051-9385	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		7 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		5 OF 39	
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=N/A	
AP: NAND			
Apple Inc.	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		8 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		6 OF 39	
IV ALL RIGHTS RESERVED			

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15550725	15550359	?	FL0910	RDAR://PROBLEM/11104943



PAGE TITLE		SYNC MASTER=N/A		SYNC DATE=N/A	
AP: TV, DP, MIPI					
Apple Inc.		DRAWING NUMBER	051-9385	SIZE	D
		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
BRANCH		PAGE		SHEET	
		9 OF 154		7 OF 39	



U0600
BALI-H5G
BGA
SYM 7 OF 12
OMIT_TABLE

U0600
BALI-H5G
BGA
SYM 8 OF 12
OMIT_TABLE

DDR1_DQ00	H2	DDR1_DQ<0>	
DDR1_DQ01	H3	DDR1_DQ<1>	
DDR1_DQ02	J3	DDR1_DQ<2>	
DDR1_DQ03	J4	DDR1_DQ<3>	
DDR1_DQ04	K2	DDR1_DQ<4>	
DDR1_DQ05	L2	DDR1_DQ<5>	
DDR1_DQ06	K4	DDR1_DQ<6>	
DDR1_DQ07	K5	DDR1_DQ<7>	
DDR1_DQ08	N2	DDR1_DQ<8>	
DDR1_DQ09	P2	DDR1_DQ<9>	
DDR1_DQ10	P3	DDR1_DQ<10>	
DDR1_DQ11	R3	DDR1_DQ<11>	
DDR1_DQ12	T2	DDR1_DQ<12>	
DDR1_DQ13	R4	DDR1_DQ<13>	
DDR1_DQ14	T3	DDR1_DQ<14>	
DDR1_DQ15	T4	DDR1_DQ<15>	
DDR1_DQ16	C2	DDR1_DQ<16>	
DDR1_DQ17	D2	DDR1_DQ<17>	
DDR1_DQ18	E2	DDR1_DQ<18>	
DDR1_DQ19	E4	DDR1_DQ<19>	
DDR1_DQ20	E3	DDR1_DQ<20>	
DDR1_DQ21	F3	DDR1_DQ<21>	
DDR1_DQ22	F4	DDR1_DQ<22>	
DDR1_DQ23	G2	DDR1_DQ<23>	
DDR1_DQ24	U3	DDR1_DQ<24>	
DDR1_DQ25	V2	DDR1_DQ<25>	
DDR1_DQ26	V3	DDR1_DQ<26>	
DDR1_DQ27	U5	DDR1_DQ<27>	
DDR1_DQ28	V4	DDR1_DQ<28>	
DDR1_DQ29	V5	DDR1_DQ<29>	
DDR1_DQ30	U6	DDR1_DQ<30>	
DDR1_DQ31	V6	DDR1_DQ<31>	

DDR1_CA0	E15	DDR1_CA<0>	
DDR1_CA1	F15	DDR1_CA<1>	
DDR1_CA2	F14	DDR1_CA<2>	
DDR1_CA3	E14	DDR1_CA<3>	
DDR1_CA4	F13	DDR1_CA<4>	
DDR1_CA5	E8	DDR1_CA<5>	
DDR1_CA6	F8	DDR1_CA<6>	
DDR1_CA7	F7	DDR1_CA<7>	
DDR1_CA8	E7	DDR1_CA<8>	
DDR1_CA9	F6	DDR1_CA<9>	

DDR1_DM0	L5	DDR1_DM<0>	
DDR1_DM1	N5	DDR1_DM<1>	
DDR1_DM2	G4	DDR1_DM<2>	
DDR1_DM3	R5	DDR1_DM<3>	

DDR1_PDQ0	G1	DDR1_DQS P<0>	
DDR1_PDQ01	H1	DDR1_DQS N<0>	
DDR1_PDQ02	N1	DDR1_DQS P<1>	
DDR1_PDQ03	M1	DDR1_DQS N<1>	
DDR1_PDQ04	D1	DDR1_DQS P<2>	
DDR1_PDQ05	E1	DDR1_DQS N<2>	
DDR1_PDQ06	T1	DDR1_DQS P<3>	
DDR1_PDQ07	R1	DDR1_DQS N<3>	

DDR1_CK	F11	DDR1_CK P	
DDR1_CK N	F12	DDR1_CK N	
DDR1_CKE0	A10	DDR1_CKE<0>	
DDR1_CKE1	A9	DDR1_CKE<1>	
DDR1_CSN0	F10	DDR1_CSN<0>	
DDR1_CSN1	E13	DDR1_CSN<1>	

DDR2_DQ0	AB2	DDR2_DQ<0>	
DDR2_DQ1	AB3	DDR2_DQ<1>	
DDR2_DQ2	AC2	DDR2_DQ<2>	
DDR2_DQ3	AC4	DDR2_DQ<3>	
DDR2_DQ4	AD2	DDR2_DQ<4>	
DDR2_DQ5	AD3	DDR2_DQ<5>	
DDR2_DQ6	AE2	DDR2_DQ<6>	
DDR2_DQ7	AE3	DDR2_DQ<7>	
DDR2_DQ8	AF2	DDR2_DQ<8>	
DDR2_DQ9	AF4	DDR2_DQ<9>	
DDR2_DQ10	AG5	DDR2_DQ<10>	
DDR2_DQ11	AH2	DDR2_DQ<11>	
DDR2_DQ12	AJ2	DDR2_DQ<12>	
DDR2_DQ13	AG3	DDR2_DQ<13>	
DDR2_DQ14	AH3	DDR2_DQ<14>	
DDR2_DQ15	AJ3	DDR2_DQ<15>	
DDR2_DQ16	W2	DDR2_DQ<16>	
DDR2_DQ17	W4	DDR2_DQ<17>	
DDR2_DQ18	Y2	DDR2_DQ<18>	
DDR2_DQ19	Y3	DDR2_DQ<19>	
DDR2_DQ20	V4	DDR2_DQ<20>	
DDR2_DQ21	AA3	DDR2_DQ<21>	
DDR2_DQ22	AA4	DDR2_DQ<22>	
DDR2_DQ23	AA5	DDR2_DQ<23>	
DDR2_DQ24	AK3	DDR2_DQ<24>	
DDR2_DQ25	AL2	DDR2_DQ<25>	
DDR2_DQ26	AM3	DDR2_DQ<26>	
DDR2_DQ27	AM4	DDR2_DQ<27>	
DDR2_DQ28	AL4	DDR2_DQ<28>	
DDR2_DQ29	AL5	DDR2_DQ<29>	
DDR2_DQ30	AK5	DDR2_DQ<30>	
DDR2_DQ31	AK5	DDR2_DQ<31>	

DDR2_CA0	AH6	DDR2_CA<0>	
DDR2_CA1	AG6	DDR2_CA<1>	
DDR2_CA2	AH7	DDR2_CA<2>	
DDR2_CA3	AG7	DDR2_CA<3>	
DDR2_CA4	AH8	DDR2_CA<4>	
DDR2_CA5	AH11	DDR2_CA<5>	
DDR2_CA6	AG11	DDR2_CA<6>	
DDR2_CA7	AG12	DDR2_CA<7>	
DDR2_CA8	AH12	DDR2_CA<8>	
DDR2_CA9	AG13	DDR2_CA<9>	

DDR2_DM0	AD4	DDR2_DM<0>	
DDR2_DM1	AG4	DDR2_DM<1>	
DDR2_DM2	AE6	DDR2_DM<2>	
DDR2_DM3	AK4	DDR2_DM<3>	

DDR2_PDQ0	AA1	DDR2_DQS P<0>	
DDR2_PDQ01	AB1	DDR2_DQS N<0>	
DDR2_PDQ02	AG1	DDR2_DQS P<1>	
DDR2_PDQ03	AF1	DDR2_DQS N<1>	
DDR2_PDQ04	V1	DDR2_DQS P<2>	
DDR2_PDQ05	W1	DDR2_DQS N<2>	
DDR2_PDQ06	AK1	DDR2_DQS P<3>	
DDR2_PDQ07	AJ1	DDR2_DQS N<3>	

DDR2_CK	AH14	DDR2_CK P	
DDR2_CK N	AH13	DDR2_CK N	
DDR2_CKE0	AN10	DDR2_CKE<0>	
DDR2_CKE1	AN9	DDR2_CKE<1>	
DDR2_CSN0	AG9	DDR2_CSN<0>	
DDR2_CSN1	AG8	DDR2_CSN<1>	

DDR3_DQ0	AL8	DDR3_DQ<0>	
DDR3_DQ1	AL9	DDR3_DQ<1>	
DDR3_DQ2	AK9	DDR3_DQ<2>	
DDR3_DQ3	AJ9	DDR3_DQ<3>	
DDR3_DQ4	AM10	DDR3_DQ<4>	
DDR3_DQ5	AJ10	DDR3_DQ<5>	
DDR3_DQ6	AK10	DDR3_DQ<6>	
DDR3_DQ7	AL11	DDR3_DQ<7>	
DDR3_DQ8	AM11	DDR3_DQ<8>	
DDR3_DQ9	AL12	DDR3_DQ<9>	
DDR3_DQ10	AK12	DDR3_DQ<10>	
DDR3_DQ11	AJ12	DDR3_DQ<11>	
DDR3_DQ12	AM13	DDR3_DQ<12>	
DDR3_DQ13	AK13	DDR3_DQ<13>	
DDR3_DQ14	AJ13	DDR3_DQ<14>	
DDR3_DQ15	AJ14	DDR3_DQ<15>	
DDR3_DQ16	AM5	DDR3_DQ<16>	
DDR3_DQ17	AL6	DDR3_DQ<17>	
DDR3_DQ18	AK6	DDR3_DQ<18>	
DDR3_DQ19	AJ6	DDR3_DQ<19>	
DDR3_DQ20	AM7	DDR3_DQ<20>	
DDR3_DQ21	AK7	DDR3_DQ<21>	
DDR3_DQ22	AJ7	DDR3_DQ<22>	
DDR3_DQ23	AM8	DDR3_DQ<23>	
DDR3_DQ24	AM14	DDR3_DQ<24>	
DDR3_DQ25	AL14	DDR3_DQ<25>	
DDR3_DQ26	AJ15	DDR3_DQ<26>	
DDR3_DQ27	AK15	DDR3_DQ<27>	
DDR3_DQ28	AL15	DDR3_DQ<28>	
DDR3_DQ29	AJ16	DDR3_DQ<29>	
DDR3_DQ30	AK16	DDR3_DQ<30>	
DDR3_DQ31	AM16	DDR3_DQ<31>	

DDR3_CA0	W5	DDR3_CA<0>	
DDR3_CA1	W6	DDR3_CA<1>	
DDR3_CA2	Y5	DDR3_CA<2>	
DDR3_CA3	Y6	DDR3_CA<3>	
DDR3_CA4	AA6	DDR3_CA<4>	
DDR3_CA5	AD6	DDR3_CA<5>	
DDR3_CA6	AE5	DDR3_CA<6>	
DDR3_CA7	AE6	DDR3_CA<7>	
DDR3_CA8	AF6	DDR3_CA<8>	
DDR3_CA9	AF5	DDR3_CA<9>	

DDR3_DM0	AK11	DDR3_DM<0>	
DDR3_DM1	AG14	DDR3_DM<1>	
DDR3_DM2	AJ8	DDR3_DM<2>	
DDR3_DM3	AG15	DDR3_DM<3>	

DDR3_PDQ0	AN7	DDR3_DQS P<0>	
DDR3_PDQ01	AN8	DDR3_DQS N<0>	
DDR3_PDQ02	AN13	DDR3_DQS P<1>	
DDR3_PDQ03	AN12	DDR3_DQS N<1>	
DDR3_PDQ04	AN4	DDR3_DQS P<2>	
DDR3_PDQ05	AN5	DDR3_DQS N<2>	
DDR3_PDQ06	AN16	DDR3_DQS P<3>	
DDR3_PDQ07	AN15	DDR3_DQS N<3>	

DDR3_CK	AH4	DDR3_CK P	
DDR3_CK N	AJ4	DDR3_CK N	
DDR3_CKE0	AD1	DDR3_CKE<0>	
DDR3_CKE1	AE1	DDR3_CKE<1>	
DDR3_CSN0	AC6	DDR3_CSN<0>	
DDR3_CSN1	AC5	DDR3_CSN<1>	

AP: DDR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-9385

REVISION: A.0.0

PAGE: 10 OF 154

SHEET: 8 OF 39



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
138S0702	138S0657			QTY 21 REAR://PROBLEM/83728

SYNC MASTER=N/A SYNC DATE=N/A

AP: POWER


Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED

PAGE: 11 OF 154 SHEET: 9 OF 39




CURRENT SETTING --->

BOOT_CONFIG[3-0]	S/W READ FLOW
1100 FMIO/1 2/2 CS	1. SET GPIO AS INPUT
1101 FMIO/1 4/4 CS	2. DISABLE PU AND ENABLE PD
1110 FMIO/1 4/4 CS WITH TEST	3. READ

FOR REFERENCE


BOOT_CONFIG[3:0]

0000	SPI0
0001	SPI1
0010	SPI0 W/TEST
0011	SPI1 W/TEST
0100	FMIO 2CS
0101	FMIO 4CS
0110	FMIO 4CS W/TEST
0111	RESERVED
1000	FMIO 2 CS
1001	FMIO 4 CS
1010	FMIO 4CS W/TEST
1100	FMIO/1 2/2 CS
1101	FMIO/1 4/4 CS
1110	FMIO/1 4/4 CS W/TEST
1111	RESERVED





CURRENT SETTING --->

BOARD_ID[3-0]	S/W READ FLOW
0000 X140 AP WLAN (MLB A)	1. SET GPIO AS INPUT
0001 X140 DEV WLAN	2. DISABLE PU AND ENABLE PD
0010 X140 AP BB_41 (MLB B)	3. READ
0011 X140 DEV BB_41	
0100 X140 AP BB_42 (MLB C)	
0101 X140 DEV BB_42	
1010 X140 AP BB_26A (MLB D)	
1011 X140 DEV BB_26A	
1110 X140 AP BB_26 (MLB E)	
1111 X140 DEV BB_26	




CURRENT SETTING --->

BRD_REV[2-0]	S/W READ FLOW
000 PROTO	1. SET GPIO AS INPUT
001 PROTO 2	2. ENABLE PU AND DISABLE PD
010 EVT	3. READ
011 DVT	



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE AP: MISC & ALIASES			
DRAWING NUMBER 051-9385		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 12 OF 154		SHEET 10 OF 39	



**U1400
H4G-DRAM
XXXMB
BGA**

SYM 1 OF 2
OMIT_TABLE

38	DDR3_CA<0>	T15	CA0_1	CA0_2	G16	DDR2_CA<0>	38
38	DDR3_CA<1>	U15	CA1_1	CA1_2	G17	DDR2_CA<1>	38
38	DDR3_CA<2>	U14	CA2_1	CA2_2	H17	DDR2_CA<2>	38
38	DDR3_CA<3>	V14	CA3_1	CA3_2	H18	DDR2_CA<3>	38
38	DDR3_CA<4>	T13	CA4_1	CA4_2	J16	DDR2_CA<4>	38
38	DDR3_CA<5>	T9	CA5_1	CA5_2	N16	DDR2_CA<5>	38
38	DDR3_CA<6>	U9	CA6_1	CA6_2	N17	DDR2_CA<6>	38
38	DDR3_CA<7>	U8	CA7_1	CA7_2	P17	DDR2_CA<7>	38
38	DDR3_CA<8>	V8	CA8_1	CA8_2	P18	DDR2_CA<8>	38
38	DDR3_CA<9>	T7	CA9_1	CA9_2	R16	DDR2_CA<9>	38
38	DDR3_CK_P	U12	CK_1	CK_2	K17	DDR2_CK_P	38
38	DDR3_CK_N	U11	CKB_1	CKB_2	L17	DDR2_CK_N	38
38	DDR3_CKE<0>	V13	CKE_1	CKE_2	J18	DDR2_CKE<0>	38
38	DDR3_CSN<0>	U13	CSB_1	CSB_2	J17	DDR2_CSN<0>	38
38	DDR3_DM<1>	C12	DM0_1	DM0_2	K3	DDR2_DM<1>	38
38	DDR3_DM<0>	B10	DM1_1	DM1_2	M2	DDR2_DM<0>	38
38	DDR3_DM<3>	B16	DM2_1	DM2_2	G4	DDR2_DM<3>	38
38	DDR3_DM<2>	D7	DM3_1	DM3_2	T2	DDR2_DM<2>	38
38	DDR3_DQ<8>	C15	DQ0_1	DQ0_2	G3	DDR2_DQ<8>	38
38	DDR3_DQ<9>	D15	DQ1_1	DQ1_2	G2	DDR2_DQ<9>	38
38	DDR3_DQ<10>	B14	DQ2_1	DQ2_2	H5	DDR2_DQ<10>	38
38	DDR3_DQ<11>	C14	DQ3_1	DQ3_2	H4	DDR2_DQ<11>	38
38	DDR3_DQ<12>	D14	DQ4_1	DQ4_2	H3	DDR2_DQ<12>	38
38	DDR3_DQ<13>	E14	DQ5_1	DQ5_2	H2	DDR2_DQ<13>	38
38	DDR3_DQ<14>	B13	DQ6_1	DQ6_2	J3	DDR2_DQ<14>	38
38	DDR3_DQ<15>	C13	DQ7_1	DQ7_2	J2	DDR2_DQ<15>	38
38	DDR3_DQ<0>	C9	DQ8_1	DQ8_2	N4	DDR2_DQ<0>	38
38	DDR3_DQ<1>	D9	DQ9_1	DQ9_2	N3	DDR2_DQ<1>	38
38	DDR3_DQ<2>	B8	DQ10_1	DQ10_2	P5	DDR2_DQ<2>	38
38	DDR3_DQ<3>	C8	DQ11_1	DQ11_2	P4	DDR2_DQ<3>	38
38	DDR3_DQ<4>	D8	DQ12_1	DQ12_2	P3	DDR2_DQ<4>	38
38	DDR3_DQ<5>	E8	DQ13_1	DQ13_2	P2	DDR2_DQ<5>	38
38	DDR3_DQ<6>	B7	DQ14_1	DQ14_2	R4	DDR2_DQ<6>	38
38	DDR3_DQ<7>	C7	DQ15_1	DQ15_2	R3	DDR2_DQ<7>	38
38	DDR3_DQ<24>	B18	DQ16_1	DQ16_2	B2	DDR2_DQ<24>	38
38	DDR3_DQ<25>	C18	DQ17_1	DQ17_2	C2	DDR2_DQ<25>	38
38	DDR3_DQ<26>	D18	DQ18_1	DQ18_2	D3	DDR2_DQ<26>	38
38	DDR3_DQ<27>	E18	DQ19_1	DQ19_2	D2	DDR2_DQ<27>	38
38	DDR3_DQ<28>	B17	DQ20_1	DQ20_2	E4	DDR2_DQ<28>	38
38	DDR3_DQ<29>	D17	DQ21_1	DQ21_2	E3	DDR2_DQ<29>	38
38	DDR3_DQ<30>	E17	DQ22_1	DQ22_2	E2	DDR2_DQ<30>	38
38	DDR3_DQ<31>	B16	DQ23_1	DQ23_2	F2	DDR2_DQ<31>	38
38	DDR3_DQ<16>	B6	DQ24_1	DQ24_2	T5	DDR2_DQ<16>	38
38	DDR3_DQ<17>	B5	DQ25_1	DQ25_2	U5	DDR2_DQ<17>	38
38	DDR3_DQ<18>	C5	DQ26_1	DQ26_2	U4	DDR2_DQ<18>	38
38	DDR3_DQ<19>	D5	DQ27_1	DQ27_2	U2	DDR2_DQ<19>	38
38	DDR3_DQ<20>	B4	DQ28_1	DQ28_2	V5	DDR2_DQ<20>	38
38	DDR3_DQ<21>	C4	DQ29_1	DQ29_2	V4	DDR2_DQ<21>	38
38	DDR3_DQ<22>	B3	DQ30_1	DQ30_2	V3	DDR2_DQ<22>	38
38	DDR3_DQ<23>	C3	DQ31_1	DQ31_2	V2	DDR2_DQ<23>	38
38	DDR3_DQS_P<1>	D13	DQS0_1	DQS0_2	J4	DDR2_DQS_P<1>	38
38	DDR3_DQS_N<1>	D12	DQS0_1	DQS0_2	K4	DDR2_DQS_N<1>	38
38	DDR3_DQS_P<0>	D10	DQS1_1	DQS1_2	M4	DDR2_DQS_P<0>	38
38	DDR3_DQS_N<0>	C10	DQS1_1	DQS1_2	M3	DDR2_DQS_N<0>	38
38	DDR3_DQS_P<3>	C16	DQS2_1	DQS2_2	F4	DDR2_DQS_P<3>	38
38	DDR3_DQS_N<3>	D16	DQS2_1	DQS2_2	F3	DDR2_DQS_N<3>	38
38	DDR3_DQS_P<2>	D6	DQS3_1	DQS3_2	T3	DDR2_DQS_P<2>	38
38	DDR3_DQS_N<2>	C6	DQS3_1	DQS3_2	T4	DDR2_DQS_N<2>	38
38	PPVREF_DDR3_CA	U10	VREFCA_1	VREFCA_2	M17	PPVREF_DDR2_CA	38
38	PPVREF_DDR3_DO	D11	VREFDQ_1	VREFDQ_2	L4	PPVREF_DDR2_DO	38
38	DDR3_ZQ	U7	ZQ_1	ZQ_2	R17	DDR2_ZQ	38


PAGE TITLE: SYNC MASTER=N/A SYNC DATE=N/A

DDR 2 AND 3

Apple Inc.

DRAWING NUMBER	051-9385	SIZE	D
REVISION	A.0.0		
BRANCH			
PAGE	14 OF 154		
SHEET	12 OF 39		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



TEST POINTS

DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA

- 38 13 6 FMIO_AD<0> 1 TP1600
- 38 13 6 FMIO_ALE 1 TP1601
- 38 13 6 FMIO_CLE 1 TP1602
- 38 13 6 FMIO_RE_L 1 TP1603
- 38 13 6 FMIO_WE_L 1 TP1605
- 38 13 6 FMIO_DQS 1 TP1613
- 38 13 6 FM11_AD<0> 1 TP1606
- 38 13 6 FM11_ALE 1 TP1607
- 38 13 6 FM11_CLE 1 TP1608
- 38 13 6 FM11_RE_L 1 TP1609
- 38 13 6 FM11_WE_L 1 TP1611
- 38 13 6 FM11_DQS 1 TP1615

SYNC MASTER=N/A		SYNC DATE=N/A	
NAND			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	16 OF 154
		SHEET	13 OF 39

8

7

6

5

4

3

2

1

D

D

WIFI ALIASES

34 4	HSIC1 WLAN DATA	WAKE_BASIS_TMR	50_HSIC_WLAN_DATA	27
34 4	HSIC1 WLAN STB	WAKE_BASIS_TMR	50_HSIC_WLAN_STROBE	27
34 5	GPIO WLAN HSIC_HOST_RDY	WAKE_BASIS_TMR	AP_HSIC3_RDY	27
34 5	GPIO WLAN HSIC_DEV_RDY	WAKE_BASIS_TMR	DEV_HSIC3_RDY	27
30	PMU_GPIO_WLAN_REG_ON	WAKE_BASIS_TMR	WLAN_REG_ON	27
30	PMU_GPIO_WLAN_HOST_WAKE	WAKE_BASIS_TMR	HOST_WAKE_WLAN	27
30	PMU_GPIO_BT_REG_ON	WAKE_BASIS_TMR	BT_REG_ON	27
30	PMU_GPIO_BT_HOST_WAKE	WAKE_BASIS_TMR	HOST_WAKE_BT	27
30	GPIO_BT_WAKE	WAKE_BASIS_TMR	BT_WAKE	27
34 5	UART3_BT_RXD	WAKE_BASIS_TMR	BT_UART_TXD	27
34 5	UART3_BT_TXD	WAKE_BASIS_TMR	BT_UART_RXD	27
34 5	UART3_BT_CTS_L	WAKE_BASIS_TMR	BT_UART_RTS_L	27
34 5	UART3_BT_RTS_L	WAKE_BASIS_TMR	BT_UART_CTS_L	27
34 30	PMU_GPIO_CLK_32K_WLAN	WAKE_BASIS_TMR	CLK32K_AP	27
34 5	I2S2_BT_BCLK	WAKE_BASIS_TMR	BT_PCM_CLK	27
34 5	I2S2_BT_DOUT	WAKE_BASIS_TMR	BT_PCM_IN	27
34 5	I2S2_BT_DIN	WAKE_BASIS_TMR	BT_PCM_OUT	27
34 5	I2S2_BT_LRCK	WAKE_BASIS_TMR	BT_PCM_SYNC	27
34 5	UART4_WLAN_RXD	WAKE_BASIS_TMR	WLAN_UART_TXD	27
34 5	UART4_WLAN_TXD	WAKE_BASIS_TMR	WLAN_UART_RXD	27
30	GPIO_WL_HSIC_RESUME	WAKE_BASIS_TMR	WLAN_HSIC3_RESUME	27
34	VDDIO_WLAN_BT_1V8	WAKE_BASIS_TMR	PP_WL_BT_VDDIO_AP	27

C


C

B

B

A

A

SYNC MASTER=N/A		SYNC DATE=N/A	
ALIASES			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	21 OF 154
		SHEET	14 OF 39

8

7

6

5

4

3


2

1

EDP CONNECTOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0667	155S0583	L2242, L2244, L2245, L2246, L2247, L2248, L2249	L2242, L2244, L2245, L2246, L2247, L2248, L2249	155S0, 15540, 15590, 15931 RDAR://PROBLEM/8616066
155S0625	155S0559	L2202, L2212, L2222, L2232, L2242, L2244, L2245, L2246, L2247, L2248, L2249	L2202, L2212, L2222, L2232, L2242, L2244, L2245, L2246, L2247, L2248, L2249	155S0, 15540, 15590, 15931 RDAR://PROBLEM/901759

RADAR://PROBLEM/9015335



LAYOUT NOTE:
PUT THERMAL VIAS AROUND U2200 IN CASE OF SHORTED CONDITION

VOLTAGE=3.3V
MIN LINE WIDTH=0.30 MM
MIN NECK WIDTH=0.20 MM


VOLTAGE=20.4V
MIN LINE WIDTH=0.6 MM
MIN NECK WIDTH=0.2 MM
NET SPACING TYPE=PWR
MAX NECK LENGTH=3 MM

VOLTAGE=20.4V
MIN LINE WIDTH=0.6 MM
MIN NECK WIDTH=0.2 MM
NET SPACING TYPE=PWR
MAX NECK LENGTH=3 MM

PAGE TITLE		SYNC DATE=N/A	
VIDEO: EDP CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9385	D
		REVISION	A.0.0
PAGE		22 OF 154	
SHEET		15 OF 39	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	


CONNECTORS TO GRAPE FLEX



P/N 518S0828



MATES WITH LEFTMOST GRAPE FLEX TAIL

CRITICAL
J3010
502250-8037-B
F-RT-SM







MATES WITH RIGHTMOST GRAPE FLEX TAIL

CRITICAL
J3011
502250-8037-B
F-RT-SM



BOOST CONVERTOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31150523	31150485		U3007	
31150524	31150533		U3009	
31150525	31150532		U3010	

SYNC MASTER=N/A SYNC DATE=N/A


GRAPE: GROUNDHOG, CONN, BOOST

Apple Inc.

DRAWING NUMBER: 051-9385
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 30 OF 154
SHEET: 16 OF 39



ARM9 MCU (Z2 BASED)

CFG1	CFG0	MODE
0	0	DEPENDENT 1
0	1	DEPENDENT 2
1	0	AUTONOMOUS
1	1	SLAVE

K48 USES DEPENDENT 2 MODE

Z2 - PRODUCT STRAP OPTIONS

BON_L5	BON_L4	BON_L3	MODE
LOW	X	X	K48
FLOAT	FLOAT	FLOAT	K94
FLOAT	LOW	FLOAT	J2
ALL OTHER STRAPS			CRITICAL ERROR
DEFAULT			J2

SYNC MASTER=N/A SYNC DATE=N/A

PAGE TITLE: GRAPE: Z1, Z2


Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 31 OF 154 SHEET: 17 OF 39




PAGE TITLE		SYNC DATE=N/A	
AUDIO: L81 CODEC			
DRAWING NUMBER		SIZE	
051-9385		D	
REVISION		BRANCH	
A.0.0		18 OF 39	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		36 OF 154	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LEFT SPEAKER AMP


I2C ADDRESS: 1000000X

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
117S0002	4	RES,MP,1/20W,0.00HM,5,0201,SMD	R3742,R3743,R3752,R3753	?	?
113S0022	4	RES,MP,1/10W,00HM,5,0603,SMD,LF	FL3740,FL3741,FL3750,FL3751	?	?




RIGHT SPEAKER AMP


I2C ADDRESS: 1000001X




SPEAKER CONNECTOR



SYNC MASTER=N/A		SYNC DATE=N/A	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		37 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		19 OF 39	
IV ALL RIGHTS RESERVED			






SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE SENSOR FLEX CONN			
DRAWING NUMBER 051-9385		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 54 OF 154		SHEET 20 OF 39	








SYNC MASTER=N/A		SYNC DATE=N/A	
SENSOR CONN FILTERS 1			
		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 154
		SHEET	21 OF 39

PART NUMBER	ALTERNATE FOR PART NUMBER	BOB OPTION	REF DES	COMMENTS
15580643	15580373	?	05600, 05601, 05602, 05610, 05645, 05650, 05660, 05670	RADAR: 8376668





DO NOT STUFF WITHOUT AUDIO TFM APPROVAL AND RECHARACTERIZATION

NOSTUFF
1 C5620
27PF
5V
2 NPO-COG
0201






SYNC MASTER=N/A		SYNC DATE=N/A	
SENSOR CONN FILTERS 2			
DRAWING NUMBER		SIZE	
051-9385		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
56 OF 154		22 OF 39	





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ5760	RDAR://PROBLEM/8370432
155S0320	155S0513		L5700, L5701	RDAR://PROBLEM/9625601
155S0657	155S0537		FL5710, FL5790	
155S0741	155S0397		L5757	RDAR://PROBLEM/1123881



SYNC MASTER=N/A		SYNC DATE=N/A	
E75 DOCK SUPPORT			
		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		57 OF 154	
		SHEET	
		23 OF 39	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4



3

2

1

IO FLEX CONNECTOR


PN 516S0542 (PLUG - MALE)



SYNC MASTER=N/A		SYNC DATE=N/A	
IO FLEX CONN			
Apple Inc.		DRAWING NUMBER 051-9385	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 58 OF 154	SHEET 24 OF 39

TRISTAR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0614	1	IC,ASIC,TRISTAR,CSTL1608,A1,MLCSP36	U5900	CRITICAL	





TRISTAR BASEBAND USB MUX
(NEEDED FOR MDM9600 BB)

BASEBAND USB MUX BYPASS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155580773	155580453	?	FL5990	RDAR://PROBLEM/10882925

SYNC MASTER=N/A		SYNC DATE=N/A	
TRISTAR			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9385	D
		REVISION	
		A.0.0	
		PAGE	
		59 OF 154	
		SHEET	
		25 OF 39	

CELLULAR/GPS HOTBAR PADS



SYNC MASTER=N/A		SYNC DATE=N/A	
CONNECTOR: CELLULAR			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9385	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		60 OF 154	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		26 OF 39	

WLAN/BT


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S0171	1	WIFI MODULE - MURATA	U6101_RF	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
339S0175	339S0171		U6101_RF	WIFI MODULE - USI
311S0548	311S0398		U6102_RF	

ANTENNA CONNECTOR

CONDUCTED TEST PORT



CHANGE LIST

- 07FEB2012 MUSHTAQ COPIED FROM N41, ADDED J2 ANT MATCH/CONN C6107 FROM 20PF TO 8.2PF, C6108 FROM 10PF TO 4.7PF U6104 FROM SOSHIN TO MURATA LFD212G45DS5D355
- 13FEB2012 AMANDA CHANGED OMIT TO OMIT TABLE AND UPDATED BOM OPTION TABLES TO ALTERNATE TABLES REMOVED BOM TABLE FOR C6111_RF (NOW ALWAYS NOSTUFF)

27 14	WLAN_REG_ON	1	PP6102_RF	P4MM
27 14	HOST_WAKE_WLAN	1	PP6103_RF	P4MM
27 14	AP_HSIC3_RDY	1	PP6104_RF	P4MM
27 14	DEV_HSIC3_RDY	1	PP6105_RF	P4MM
27 14	WLAN_UART_RXD	1	PP6106_RF	P4MM
27 14	WLAN_UART_TXD	1	PP6107_RF	P4MM
27 14	AGG_CHANNEL	1	PP6109_RF	P4MM
27 14	50_HSIC_WLAN_DATA	1	PP6110_RF	P4MM
27 14	50_HSIC_WLAN_STROBE	1	PP6111_RF	P4MM
27 14	HSIC_DEVICE_RDY	1	PP6112_RF	P4MM

PAGE TITLE		SYNC DATE=N/A	
WIFI/BT			
	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	61 OF 154		
SHEET	27 OF 39		

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOB OPTION	REF DES	COMMENTS
155S0644	155S0274	?		RDAR://PROBLEM/11282371

FL7500, L3620, L5550, L5730



SYNC MASTER=MADHAVI		SYNC DATE=12/06/2011	
POWER: BATTERY CONNECTOR			
Apple Inc.		DRAWING NUMBER 051-9385	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 75 OF 154	SHEET 28 OF 39

8

7

6

5

4

3

2


1

VCC MAIN BYPASS
TOTAL CAPS = ~400UF
PLACE ONE 10UF CAP
AT EACH VDD INPUT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1637	6	IND, 1.0UH, 20%, 59MO, 2.74A	L8100, L8101, L8102, L8103, L8104, L8110	CRITICAL	
152S1638	1	IND, 1.0UH, 20%, 64MO, 2.3A	L8104	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1452	152S1292	?	L8111	RDAR://PROBLEM/8376462
138S0676	138S0654	?	?	?

MOSFET	FDMC6676BZ
CHANNEL	P-TYPE
RDS(ON)	27 MOHM @-4.5V
IMAX	6.9 A
VGS MAX	+/- 25V



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0339	128S0279	?	C8165, C8166	RDAR://PROBLEM/8967213
197S0399	197S0392	?	Y8138	RDAR://PROBLEM/9336464

SYNC MASTER=MADHAVI SYNC DATE=12/06/2011

PMU: ADRIANA PAGE 1

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D


REVISION: A.0.0

BRANCH:

PAGE: 81 OF 154

SHEET: 29 OF 39

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
107S0150	107S0208	?		RDAR://PROBLEM/8180367

SYNC MASTER=MADHAVI SYNC DATE=12/06/2011

PMU: ADRIANA PAGE 2


Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 82 OF 154
 SHEET: 30 OF 39



SYNC MASTER=MADHAVI		SYNC DATE=12/06/2011	
PAGE TITLE PMU: ADRIANA PAGE 3			
DRAWING NUMBER 051-9385		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 83 OF 154		SHEET 31 OF 39	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

DEBUG RESET ACCESS



SOCHOT TO PMU TDEV1/TDEV2



SYNC MASTER=MLB		SYNC DATE=11/09/2011	
PAGE TITLE: DEBUG/MISC.			
DRAWING NUMBER: 051-9385		SIZE: D	
REVISION: A.0.0		BRANCH:	
PAGE: 90 OF 154		SHEET: 32 OF 39	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5



4


3

2


1


PLATED THROUGH HOLES
 DRILL SIZE: 1.1MM X 0.4MM
 PLATING SIZE: 1.4MM X 0.7MM



SYNC MASTER=N/A		SYNC DATE=N/A	
TEST/HOLES/FIDUCUALS			
 Apple Inc.	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	93 OF 154	
	SHEET	33 OF 39	

POWER CONNECTIONS



PAGE TITLE		SYNC DATE=N/A	
POWER ALIASES			
 Apple Inc.	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		121 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		34 OF 39	
IV ALL RIGHTS RESERVED			

MLB CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, BOTTOM	NO_TYPE, BGA, BGA06-06, BGA_P4	MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	3.0 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES
45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL2, ISL9	Y	0.055 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL3, ISL8	Y	0.065 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL4, ISL7	Y	0.053 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL5	Y	0.072 MM	0.055 MM	3.0 MM		
45_OHM_SE	ISL6	Y	0.059 MM	0.055 MM	3.0 MM		

90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
90_OHM_DIFF	ISL2, ISL9	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL3, ISL8	Y	0.062 MM	0.052 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL4, ISL7	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
90_OHM_DIFF	ISL5, ISL6	Y	0.052 MM	0.052 MM	=STANDARD	0.105 MM	0.105 MM

DDR 45 OHMS SINGLE-ENDED PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_45_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.105 MM	3.0 MM		
DDR_45_OHM_SE	ISL2	Y	0.055 MM	0.055 MM	3.0 MM		
DDR_45_OHM_SE	ISL3	Y	0.065 MM	0.065 MM	3.0 MM		
DDR_45_OHM_SE	ISL4	Y	0.053 MM	0.053 MM	3.0 MM		
DDR_45_OHM_SE	ISL5, ISL6	Y	0.072 MM	0.072 MM	3.0 MM		
DDR_45_OHM_SE	*	N	0.055 MM	0.055 MM	3.0 MM		

DDR 90 OHMS DIFFERENTIAL PAIR PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_90_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.090 MM	=STANDARD	0.170 MM	0.170 MM
DDR_90_OHM_DIFF	ISL2	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL3	Y	0.062 MM	0.062 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL4	Y	0.051 MM	0.051 MM	=STANDARD	0.190 MM	0.190 MM
DDR_90_OHM_DIFF	ISL5, ISL6	Y	0.066 MM	0.066 MM	=STANDARD	0.180 MM	0.180 MM
DDR_90_OHM_DIFF	*	N	0.056 MM	0.056 MM	=STANDARD	0.180 MM	0.180 MM

WIFI PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
WIFI_50S	TOP, BOTTOM	Y	0.245 MM	0.2 MM	=STANDARD		
WIFI_50S	*	N	=STANDARD	=STANDARD	=STANDARD		
WIFI_PWR100	*	Y	0.10 MM	0.050 MM	=STANDARD		
WIFI_PWR1000	*	Y	1.00 MM	0.100 MM	=STANDARD		

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.5 MM	0.20 MM	10 MM	0.10 MM	0.10 MM
AUDIO_DIFF	*	Y	0.1 MM	0.09 MM	10 MM	0.10 MM	0.10 MM
LED	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM
TEMP_SENSE	*	Y	0.1 MM	0.09 MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

TCF VERSION (USING SPACING RULE)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TCF_VERSION	*	0.104 MM	?

0.104 - 11/30/2011

TCF_VERSION NC_UART5_TXD ASSIGNING RULE TO NC NET

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?
BGA_P4_SPA	*	0.200 MM	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.050 MM	?
OP08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.075 MM	?
2:1_SPACING	*	0.100 MM	?
2.5:1_SPACING	*	0.125 MM	?
3:1_SPACING	*	0.150 MM	?
4:1_SPACING	*	0.200 MM	?
5:1_SPACING	*	0.250 MM	?
OP5MM_SPACING	*	0.5 MM	?
OP64MM_SPACING	*	0.64 MM	?
OP2_SPACING	*	0.20 MM	?

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	
GND_P1SPACING	*	0.1 MM	
SWITCHNODE	*	0.2 MM	

POWER

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.20 MM	3.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	3.0 MM		
PWR_PMU	*	Y	0.6MM	0.20 MM	3.0 MM		

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
*	*	BGA_P4	BGA_P4_SPA

NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE		SYNC DATE=11/30/2011	
CONSTRAINTS: MLB RULES			
Apple Inc.		DRAWING NUMBER	051-9385
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	150 OF 154
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 39
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Clock Signal Constraints

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes entries for CLK_50S and CLK.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various clock signals like PMU_GPIO_CLK_32K_GRAPE, ISPI_CAM_FF_CLK, I2S0_CODEC_ASP_MCK, etc.

UART

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes entry for UART_50S.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various UART signals like UART2_TS_ACC_RXD, UART4_WLAN_RXD, etc.

SPI

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes entry for SPI_50S.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various SPI signals like SPI3_GRAPE_MISO, SPI1_CODEC_MISO, etc.

DWI

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes entry for DWI.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various DWI signals like DWI_AP_CLK, DWI_AP_DI, etc.

JTAG

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes entry for JTAG.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various JTAG signals like JTAG_AP_TCK, JTAG_AP_TMS, etc.

I2C

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes entry for I2C_50S.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various I2C signals like I2C1_SDA_1V8, I2C0_SDA_1V8, etc.

XTAL

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes entry for CRYSTAL.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various XTAL signals like XTAL_AP_24M_I, XTAL_AP_24M_O, etc.

I2S

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes entry for I2S_50S.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various I2S signals like I2S0_CODEC_ASP_BCLK, I2S3_CODEC_XSP_LRCK, etc.

USB

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes entry for USB_90D.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes entry for USB.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various USB signals like USB_AP_P, USB_BBMUX_BB_P, etc.

HSIC

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes entry for HSIC.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes entry for HSIC_RDY.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various HSIC signals like HSIC3_BB_DATA, HSIC1_WLAN_DATA, etc.

Page footer containing Apple logo, 'Apple Inc.', drawing title 'CONSTRAINTS: LOW SPEED BUS', drawing number '051-9385', revision 'A.0.0', and legal notice.

MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MIPI_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI0C	*	*	4:1_SPACING
MIPI1C	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_CLK_P 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_CLK_N 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_P<0> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_N<0> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_P<1> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_N<1> 7 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_CLK_F_P 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_CLK_F_N 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_F_P<0> 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_F_N<0> 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_F_P<1> 20 21
MIPI0C	MIPI_90D	MIPI0C	MIPI0C_CAM_RF_DATA_F_N<1> 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_CLK_P 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_CLK_N 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_DATA_P<0> 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_DATA_N<0> 7 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_CLK_F_P 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_CLK_F_N 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_DATA_F_P<0> 20 21
MIPI1C	MIPI_90D	MIPI1C	MIPI1C_CAM_FF_DATA_F_N<0> 20 21

AUDIO/SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
HPMIC	AUDIO_DIFF	AUDIO	HP_MIC_P 18
HPMIC	AUDIO_DIFF	AUDIO	HP_MIC_N 18
L81AIN2P	AUDIO_DIFF	AUDIO	L81_AIN2_P 18
L81AIN2N	AUDIO_DIFF	AUDIO	L81_AIN2_N 18
SPKR_L_VSENSE_N_FILT	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_N_FILT 19
SPKR_L_VSENSE_P_FILT	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_P_FILT 19
SPKR_L_VSENSE_N	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_N 19
SPKR_L_VSENSE_P	AUDIO_DIFF	AUDIO	SPKR_L_VSENSE_P 19
SPKR_R_VSENSE_N_FILT	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_N_FILT 19
SPKR_R_VSENSE_P_FILT	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_P_FILT 19
SPKR_R_VSENSE_N	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_N 19
SPKR_R_VSENSE_P	AUDIO_DIFF	AUDIO	SPKR_R_VSENSE_P 19
SPKR_L_P	SPEAKER	AUDIO	SPKR_L_P 19
SPKR_L_N	SPEAKER	AUDIO	SPKR_L_N 19
SPKR_L_CONN_P	SPEAKER	AUDIO	SPKR_L_CONN_P 19
SPKR_L_CONN_N	SPEAKER	AUDIO	SPKR_L_CONN_N 19
SPKR_R_P	SPEAKER	AUDIO	SPKR_R_P 19
SPKR_R_N	SPEAKER	AUDIO	SPKR_R_N 19
SPKR_R_CONN_P	SPEAKER	AUDIO	SPKR_R_CONN_P 19
SPKR_R_CONN_N	SPEAKER	AUDIO	SPKR_R_CONN_N 19
SPKR_L_FLR	SPEAKER	AUDIO	SPKR_L_FLR 19
SPKR_R_FLR	SPEAKER	AUDIO	SPKR_R_FLR 19
SPKR_L_SES_N	AUDIO_DIFF	AUDIO	SPKR_L_SES_N 19
SPKR_L_SES_P	AUDIO_DIFF	AUDIO	SPKR_L_SES_P 19
SPKR_R_SES_N	AUDIO_DIFF	AUDIO	SPKR_R_SES_N 19
SPKR_R_SES_P	AUDIO_DIFF	AUDIO	SPKR_R_SES_P 19
MIKEY_TS_P	USB_90D	USB	MIKEY_TS_P 18 25
MIKEY_TS_N	USB_90D	USB	MIKEY_TS_N 18 25
L81MBUS_P	USB_90D	USB	L81_MBUS_P 18
L81MBUS_N	USB_90D	USB	L81_MBUS_N 18

EMBEDDED DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_90D	*	90_OHM_DIFF	EDP_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
EDPAUXP	EDP_90D	EDP	EDP_AUX_P 7 15
EDPAUXN	EDP_90D	EDP	EDP_AUX_N 7 15
EDPHPD	EDP_50S	EDP	EDP_HPD 7 15
EDPDATA_P<0>	EDP_90D	EDP	EDP_DATA_P<0> 7 15
EDPDATA_N<0>	EDP_90D	EDP	EDP_DATA_N<0> 7 15
EDPDATA_P<1>	EDP_90D	EDP	EDP_DATA_P<1> 7 15
EDPDATA_N<1>	EDP_90D	EDP	EDP_DATA_N<1> 7 15
EDPDATA_P<2>	EDP_90D	EDP	EDP_DATA_P<2> 7 15
EDPDATA_N<2>	EDP_90D	EDP	EDP_DATA_N<2> 7 15
EDPDATA_P<3>	EDP_90D	EDP	EDP_DATA_P<3> 7 15
EDPDATA_N<3>	EDP_90D	EDP	EDP_DATA_N<3> 7 15
EDPAUXEMI_P	EDP_90D	EDP	EDP_AUX_EMI_P 15
EDPAUXEMI_N	EDP_90D	EDP	EDP_AUX_EMI_N 15
EDPDATAEMI_P<0>	EDP_90D	EDP	EDP_DATA_EMI_P<0> 15
EDPDATAEMI_N<0>	EDP_90D	EDP	EDP_DATA_EMI_N<0> 15
EDPDATAEMI_P<1>	EDP_90D	EDP	EDP_DATA_EMI_P<1> 15
EDPDATAEMI_N<1>	EDP_90D	EDP	EDP_DATA_EMI_N<1> 15
EDPDATAEMI_P<2>	EDP_90D	EDP	EDP_DATA_EMI_P<2> 15
EDPDATAEMI_N<2>	EDP_90D	EDP	EDP_DATA_EMI_N<2> 15
EDPDATAEMI_P<3>	EDP_90D	EDP	EDP_DATA_EMI_P<3> 15
EDPDATAEMI_N<3>	EDP_90D	EDP	EDP_DATA_EMI_N<3> 15
CONN_EDPAUXEMI_P	EDP_90D	EDP	CONN_EDP_AUX_EMI_P 15
CONN_EDPAUXEMI_N	EDP_90D	EDP	CONN_EDP_AUX_EMI_N 15
CONN_EDPDATAEMI_P<0>	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<0> 15
CONN_EDPDATAEMI_N<0>	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<0> 15
CONN_EDPDATAEMI_P<1>	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<1> 15
CONN_EDPDATAEMI_N<1>	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<1> 15
CONN_EDPDATAEMI_P<2>	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<2> 15
CONN_EDPDATAEMI_N<2>	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<2> 15
CONN_EDPDATAEMI_P<3>	EDP_90D	EDP	CONN_EDP_DATA_EMI_P<3> 15
CONN_EDPDATAEMI_N<3>	EDP_90D	EDP	CONN_EDP_DATA_EMI_N<3> 15

BACKLIGHT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LED	*	LED

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LEDA	*	*	3:1_SPACING
LEDB	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
LEDA	LED	LEDA	LED_I01_A_R 30
LEDA	LED	LEDA	LED_I01_B_R 30
LEDA	LED	LEDA	LED_I02_A_R 30
LEDA	LED	LEDA	LED_I02_B_R 30
LEDA	LED	LEDA	LED_I03_A_R 30
LEDA	LED	LEDA	LED_I03_B_R 30
LEDA	LED	LEDA	LED_I04_A_R 30
LEDA	LED	LEDA	LED_I04_B_R 30
LEDA	LED	LEDA	LED_I05_A_R 30
LEDA	LED	LEDA	LED_I05_B_R 30
LEDA	LED	LEDA	LED_I06_A_R 30
LEDA	LED	LEDA	LED_I06_B_R 30
LEDA	LED	LEDA	LED_I01_A 15 30
LEDA	LED	LEDA	LED_I01_B 15 30
LEDA	LED	LEDA	LED_I02_A 15 30
LEDA	LED	LEDA	LED_I02_B 15 30
LEDA	LED	LEDA	LED_I03_A 15 30
LEDA	LED	LEDA	LED_I03_B 15 30
LEDA	LED	LEDA	LED_I04_A 15 30
LEDA	LED	LEDA	LED_I04_B 15 30
LEDA	LED	LEDA	LED_I05_A 15 30
LEDA	LED	LEDA	LED_I05_B 15 30
LEDA	LED	LEDA	LED_I06_A 15 30
LEDA	LED	LEDA	LED_I06_B 15 30

TEMP SENSORS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BOARD_TEMP	*	TEMP_SENSE	BOARD_TEMP	*	*	3:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BOARD_TEMP	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
BOARDTEMP1	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP1 30 32
BOARDTEMP2	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP2 30 32
BOARDTEMP3_P	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3_P 30
BOARDTEMP3_N	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP3_N 30
BOARDTEMP4_P	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4_P 30
BOARDTEMP4_N	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP4_N 30
BOARDTEMP5_P	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5_P 30
BOARDTEMP5_N	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP5_N 30
BOARDTEMP6_P	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6_P 30
BOARDTEMP6_N	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP6_N 30
BOARDTEMP7_P	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7_P 30
BOARDTEMP7_N	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP7_N 30
BOARDTEMP8_P	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8_P 30
BOARDTEMP8_N	BOARD_TEMP	BOARD_TEMP	BOARD_TEMP8_N 30

SYNC MASTER=MIKE SYNC DATE=11/30/2011

CONSTRAINTS: DISPLAY/AUDIO

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 152 OF 154 SHEET: 37 OF 39

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DDR_45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DDR_90_OHM_DIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DDR0	DDR_50S	DDR	DDR0_CA<9..0> 4 11
DDR0	DDR_50S	DDR	DDR0_DM<3..0> 4 11
DDR0	DDR_90D	DDR	DDR0_CK_P 4 11
DDR0	DDR_90D	DDR	DDR0_CK_N 4 11
DDR0	DDR_50S	DDR	DDR0_CKE<1..0> 4 11
DDR0	DDR_50S	DDR	DDR0_CSN<2..0> 4 11
DDR0	DDR_50S	DDR	DDR0_ZO 11
DDR0	DDR_50S	DDR	DDR0_DQ<7..0> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_P<0> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_N<0> 4 11
DDR0	DDR_50S	DDR	DDR0_DQ<15..8> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_P<1> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_N<1> 4 11
DDR0	DDR_50S	DDR	DDR0_DQ<23..16> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_P<2> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_N<2> 4 11
DDR0	DDR_50S	DDR	DDR0_DQ<31..24> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_P<3> 4 11
DDR0	DDR_90D	DDR	DDR0_DQS_N<3> 4 11
DDR1	DDR_50S	DDR	DDR1_CA<9..0> 4 11
DDR1	DDR_50S	DDR	DDR1_DM<3..0> 4 11
DDR1	DDR_90D	DDR	DDR1_CK_P 4 11
DDR1	DDR_90D	DDR	DDR1_CK_N 4 11
DDR1	DDR_50S	DDR	DDR1_CKE<1..0> 4 11
DDR1	DDR_50S	DDR	DDR1_CSN<2..0> 4 11
DDR1	DDR_50S	DDR	DDR1_ZO 11
DDR1	DDR_50S	DDR	DDR1_DQ<7..0> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_P<0> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_N<0> 4 11
DDR1	DDR_50S	DDR	DDR1_DQ<15..8> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_P<1> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_N<1> 4 11
DDR1	DDR_50S	DDR	DDR1_DQ<23..16> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_P<2> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_N<2> 4 11
DDR1	DDR_50S	DDR	DDR1_DQ<31..24> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_P<3> 4 11
DDR1	DDR_90D	DDR	DDR1_DQS_N<3> 4 11
DDR2	DDR_50S	DDR	DDR2_CA<9..0> 4 12
DDR2	DDR_50S	DDR	DDR2_DM<3..0> 4 12
DDR2	DDR_90D	DDR	DDR2_CK_P 4 12
DDR2	DDR_90D	DDR	DDR2_CK_N 4 12
DDR2	DDR_50S	DDR	DDR2_CKE<1..0> 4 12
DDR2	DDR_50S	DDR	DDR2_CSN<2..0> 4 12
DDR2	DDR_50S	DDR	DDR2_ZO 12
DDR2	DDR_50S	DDR	DDR2_DQ<7..0> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_P<0> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_N<0> 4 12
DDR2	DDR_50S	DDR	DDR2_DQ<15..8> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_P<1> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_N<1> 4 12
DDR2	DDR_50S	DDR	DDR2_DQ<23..16> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_P<2> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_N<2> 4 12
DDR2	DDR_50S	DDR	DDR2_DQ<31..24> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_P<3> 4 12
DDR2	DDR_90D	DDR	DDR2_DQS_N<3> 4 12
DDR3	DDR_50S	DDR	DDR3_CA<9..0> 4 12
DDR3	DDR_50S	DDR	DDR3_DM<3..0> 4 12
DDR3	DDR_90D	DDR	DDR3_CK_P 4 12
DDR3	DDR_90D	DDR	DDR3_CK_N 4 12
DDR3	DDR_50S	DDR	DDR3_CKE<1..0> 4 12
DDR3	DDR_50S	DDR	DDR3_CSN<2..0> 4 12
DDR3	DDR_50S	DDR	DDR3_ZO 12
DDR3	DDR_50S	DDR	DDR3_DQ<7..0> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_P<0> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_N<0> 4 12
DDR3	DDR_50S	DDR	DDR3_DQ<15..8> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_P<1> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_N<1> 4 12
DDR3	DDR_50S	DDR	DDR3_DQ<23..16> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_P<2> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_N<2> 4 12
DDR3	DDR_50S	DDR	DDR3_DQ<31..24> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_P<3> 4 12
DDR3	DDR_90D	DDR	DDR3_DQS_N<3> 4 12

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND0	*	*	2:1_SPACING
NAND1	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
NAND0	NAND_50S	NAND0	FMIO_AD<0> 4 13
NAND0	NAND_50S	NAND0	FMIO_AD<1> 4 13
NAND0	NAND_50S	NAND0	FMIO_AD<2> 4 13
NAND0	NAND_50S	NAND0	FMIO_AD<3> 4 13
NAND0	NAND_50S	NAND0	FMIO_AD<4> 4 13
NAND0	NAND_50S	NAND0	FMIO_AD<5> 4 13
NAND0	NAND_50S	NAND0	FMIO_AD<6> 4 13
NAND0	NAND_50S	NAND0	FMIO_AD<7> 4 13
NAND0	NAND_50S	NAND0	FMIO_ALE 4 13
NAND0	NAND_50S	NAND0	FMIO_CE0_L 4 13
NAND0	NAND_50S	NAND0	TP_FMIO_CE1_L 4 13
NAND0	NAND_50S	NAND0	TP_FMIO_CE2_L 4 13
NAND0	NAND_50S	NAND0	TP_FMIO_CE3_L 4 13
NAND0	NAND_50S	NAND0	TP_FMIO_CE4_L 4 13
NAND0	NAND_50S	NAND0	TP_FMIO_CE5_L 4 13
NAND0	NAND_50S	NAND0	TP_FMIO_CE6_L 4 13
NAND0	NAND_50S	NAND0	TP_FMIO_CE7_L 4 13
NAND0	NAND_50S	NAND0	FMIO_CLE 4 13
NAND0	NAND_50S	NAND0	FMIO_DQS 4 13
NAND0	NAND_50S	NAND0	FMIO_RE_L 4 13
NAND0	NAND_50S	NAND0	FMIO_WE_L 4 13
NAND1	NAND_50S	NAND1	FM11_AD<0> 4 13
NAND1	NAND_50S	NAND1	FM11_AD<1> 4 13
NAND1	NAND_50S	NAND1	FM11_AD<2> 4 13
NAND1	NAND_50S	NAND1	FM11_AD<3> 4 13
NAND1	NAND_50S	NAND1	FM11_AD<4> 4 13
NAND1	NAND_50S	NAND1	FM11_AD<5> 4 13
NAND1	NAND_50S	NAND1	FM11_AD<6> 4 13
NAND1	NAND_50S	NAND1	FM11_AD<7> 4 13
NAND1	NAND_50S	NAND1	FM11_ALE 4 13
NAND1	NAND_50S	NAND1	FM11_CE0_L 4 13
NAND1	NAND_50S	NAND1	TP_FM11_CE2_L 4 13
NAND1	NAND_50S	NAND1	TP_FM11_CE4_L 4 13
NAND1	NAND_50S	NAND1	TP_FM11_CE5_L 4 13
NAND1	NAND_50S	NAND1	TP_FM11_CE6_L 4 13
NAND1	NAND_50S	NAND1	TP_FM11_CE7_L 4 13
NAND1	NAND_50S	NAND1	FM11_CLE 4 13
NAND1	NAND_50S	NAND1	FM11_DQS 4 13
NAND1	NAND_50S	NAND1	FM11_RE_L 4 13
NAND1	NAND_50S	NAND1	FM11_WE_L 4 13

DDR VREF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PPVREF	PWR	PWR	PPVREF_DDR0_CA 11 39
PPVREF	PWR	PWR	PPVREF_DDR0_DO 11 39
PPVREF	PWR	PWR	PPVREF_DDR1_CA 11 39
PPVREF	PWR	PWR	PPVREF_DDR1_DO 11 39
PPVREF	PWR	PWR	PPVREF_DDR2_CA 12 39
PPVREF	PWR	PWR	PPVREF_DDR2_DO 12 39
PPVREF	PWR	PWR	PPVREF_DDR3_CA 12 39
PPVREF	PWR	PWR	PPVREF_DDR3_DO 12 39

WIFI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	WIFI_50S
WIFI_PWR100	*	WIFI_PWR100
WIFI_PWR1000	*	WIFI_PWR1000

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
WIFI_50S	WIFI_50S		50 WLAN G 27
WIFI_50S	WIFI_50S		50 WLAN A 27
WIFI_50S	WIFI_50S		50 WLAN G 1 27
WIFI_50S	WIFI_50S		50 WLAN A DIPLX 27
WIFI_50S	WIFI_50S		50 WIFI ANT FD 2 27
WIFI_50S	WIFI_50S		50 WIFI ANT FD 1 27
WIFI_50S	WIFI_50S		50 WIFI ANT FD 27

SYNC MASTER=MIKE SYNC DATE=11/30/2011

CONSTRAINTS: DDR/FMI

Apple Inc.

DRAWING NUMBER: 051-9385 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 153 OF 154 SHEET: 38 OF 39

PWR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PP_PWR	*	PWR_PMU

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PWR	*	*	3:1_SPACING

VOLTAGE	NET_TYPE		NET_NAME	PAGE
	PHYSICAL	SPACING		
1.1V	PP_PWR	PWR	BUCK0A_LX0	29
1.1V	PP_PWR	PWR	BUCK0A_LX1	29
1.1V	PP_PWR	PWR	BUCK0A_FB	29
1.1V	PP_PWR	PWR	PP1V1_CPU0_FET	29 30
1.1V	PP_PWR	PWR	BUCK0B_LX0	29
1.1V	PP_PWR	PWR	BUCK0B_LX1	29
1.1V	PP_PWR	PWR	BUCK0B_FB	29
1.1V	PP_PWR	PWR	PP1V1_CPU1_FET	29 30
1.1V	PP_PWR	PWR	BUCK0C_LX0	29
1.1V	PP_PWR	PWR	BUCK0C_FB	29
1.1V	PP_PWR	PWR	PP1V1_CPUB	29 34
1.2V	PP_PWR	PWR	BUCK2_LX0	29
1.2V	PP_PWR	PWR	BUCK2_LX1	29
1.2V	PP_PWR	PWR	BUCK2_LX2	29
1.2V	PP_PWR	PWR	BUCK2_FB	29
1.2V	PP_PWR	PWR	PP1V2_SOC	29 34
1.8V	PP_PWR	PWR	BUCK3_LX0	29
1.8V	PP_PWR	PWR	BUCK3_FB	29
1.8V	PP_PWR	PWR	PP1V8_S2R	29 34
1.2V	PP_PWR	PWR	BUCK4_LX0	29
1.2V	PP_PWR	PWR	BUCK4_FB	29
1.2V	PP_PWR	PWR	PP1V2_S2R	29 34
1.1V	PP_PWR	PWR	BUCK5_LX0	29
1.1V	PP_PWR	PWR	BUCK5_FB	29
3.3V	PP_PWR	PWR	PP3V3_OUT	29 34
3.0V	PP_PWR	PWR	PP3V0_GRAPE	29 34
1.7V	PP_PWR	PWR	PP1V7_VA_VCP	19 29 34
3.0V	PP_PWR	PWR	PP3V2_S2R_USBMUX	29 34 39
3.2V	PP_PWR	PWR	LDO5	29
3.3V	PP_PWR	PWR	PP3V3_ACC	29 34
3.0V	PP_PWR	PWR	PP3V0_S2R_HALL	29 34
3.0V	PP_PWR	PWR	PP3V2_S2R_USBMUX	29 34 39
3.0V	PP_PWR	PWR	PP3V0_IO	29 34
3.0V	PP_PWR	PWR	PP3V0_SENSOR	29 34
2.8V	PP_PWR	PWR	PP2V8_CAM	29 34
1.0V	PP_PWR	PWR	PP1V0	29 34
1.1V	PP_PWR	PWR	PP1V1_SRAM	29 34
1.8V	PP_PWR	PWR	PP1V8_ALWAYS	29 34
1.2V	PP_PWR	PWR	PP1V2	29 34
1.8V	PP_PWR	PWR	DSP_SW	29 32 34
1.8V	PP_PWR	PWR	PP1V8	29 32 34
1.8V	PP_PWR	PWR	PP1V8_GRAPE	29 32 34
4.7V	PP_PWR	PWR	PPVCC_MAIN	15 25 29 30 34
4.2V	PWR500	PWR	PPBATT_VCC	29 32 34
6.0V	PP_PWR	PWR	PP6V0_LCM_HI	30
6.0V	PP_PWR	PWR	LCM_LX	30
6.0V	PP_PWR	PWR	PP6V0_LCM_VBOOST	30
5.25V	PP_PWR	PWR	PP5V25_VLCM1	30
1.1V	PP_PWR	PWR	PP1V1_CPU0	30 34
1.1V	PP_PWR	PWR	PP1V1_CPU1	30 34
20.4V	PP_PWR	PWR	PPLED_OUT_A	30 34
20.4V	PP_PWR	PWR	PPLED_OUT_B	30 34
1.8V	PP_PWR	PWR	PP1V8_PLO_F	4
1.0V	PP_PWR	PWR	PP1V0_MIPI_PLL_F	7
1.8V	PP_PWR	PWR	PP1V8_EDP_AVDD_AUX	7
1.8V	PP_PWR	PWR	PP1V8_DP_AVDD_AUX	7
3.3V	PP_PWR	PWR	PP3V3_S0_LCD_FERR	15
3.3V	PP_PWR	PWR	PP3V3_LCVDVDD_SW_F	15
20.4V	PWR500	PWR	PPLED_BACK_REG_B	15
20.4V	PP_PWR	PWR	PPLED_BACK_REG_A	15
6V	PP_PWR	PWR	PPVBUS_USB_EMI	23 34
0.6V	PP_PWR	PWR	PPVREF_DDR0_CA	11 38
0.6V	PP_PWR	PWR	PPVREF_DDR0_DO	11 38
0.6V	PP_PWR	PWR	PPVREF_DDR1_CA	11 38
0.6V	PP_PWR	PWR	PPVREF_DDR1_DO	11 38
0.6V	PP_PWR	PWR	PPVREF_DDR2_CA	12 38
0.6V	PP_PWR	PWR	PPVREF_DDR2_DO	12 38
0.6V	PP_PWR	PWR	PPVREF_DDR3_CA	12 38
0.6V	PP_PWR	PWR	PPVREF_DDR3_DO	12 38
4.6V	PP_PWR	PWR	DAC_AP_VREF	7
4.6V	PP_PWR	PWR	BATT_POS_RC	29
4.6V	PP_PWR	PWR	BATT_VCC_WLAN	27
1.8V	PP_PWR	PWR	PP_WLAN_VDDIO_1V8	27
3.55V	PP_PWR	PWR	LDO10	18 29

GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_PH

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	PAGE
	PHYSICAL	SPACING		
VOLTAGES=0V	GND	GND	GND	
VOLTAGES=0V	GND	GND	GND_AUDIO_CODEC	18
VOLTAGES=0V	GND	GND	GND_SPKR_AMP1	
VOLTAGES=0V	GND	GND	GND_SPKR_AMP2	
VOLTAGES=0V	GND	GND	AGND_U3000	16
VOLTAGES=0V	GND	GND	J2200_29_GND	15
VOLTAGES=0V	GND	GND	J2200_36_GND	15
VOLTAGES=0V	GND	GND	J2200_43_GND	15

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	PAGE
	PHYSICAL	SPACING		
	RST	RST	BB_TRST_L	
	RST	RST	DBG_RST	
	RST	RST	DEBUG_RST_L	
	RST	RST	GSM_TXBURST_IND	
	RST	RST	JTAG_AP_TRST_L	4 10 34
	RST	RST	RST_AP_1V8_L	
	RST	RST	RST_AP_L	4 25 26 30
	RST	RST	GPIO_BB_RST_L	5 26
	RST	RST	RST_BB_PMU_L	
	RST	RST	RST_BT_L	
	RST	RST	RST_DET_L	
	GRAPE	RST	RST_GRAPE_L	
	RST	RST	RST_L63_L	
	RST	RST	RST_PMU_IN	
	RST	RST	RST_WLAN_L	
	RST	RST	SIMCRD_RST	
	RST	RST	UD881_RST	
	RST	RST	UD882_RST	

SYNC MASTER=MIKE		SYNC DATE=11/30/2011	
CONSTRAINTS: POWER / GND			
Apple Inc.	DRAWING NUMBER	051-9385	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		154 OF 154	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 39	
IV ALL RIGHTS RESERVED			