

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
6	000226564	ENGINEERING RELEASED		2013-08-22

SCHEM, MLB_KEPLER, J45G

8/22/2013 DVT

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	J15 REFERENCE	07/31/2012
3	BOM Configuration	J15 REFERENCE	07/31/2012
4	PD Parts	CLEAN_245	06/03/2013
5	CPU DMI/PEG/FDI/RSVD	CLEAN_245	04/24/2013
6	CPU Clock/Misc/JTAG/CFG	CLEAN_245	04/24/2013
7	CPU DDR3 Interfaces	CLEAN_245	04/24/2013
8	CPU Power	CLEAN_245	04/24/2013
9	CPU Ground	CLEAN_245	04/24/2013
10	CPU Decoupling	CLEAN_216	06/02/2013
11	PCH RTC/HDA/JTAG/SATA/CLK	CLEAN_245	04/24/2013
12	PCH DMI/FDI/PM/GFX/PCI	CLEAN_245	04/24/2013
13	PCH PCI-E/USB	CLEAN_245	04/24/2013
14	PCH GPIO/MISC/NCTF	CLEAN_245	04/24/2013
15	PCH Power	CLEAN_245	04/24/2013
16	PCH Grounds	CLEAN_245	04/24/2013
17	PCH DECOUPLING	CLEAN_245	04/24/2013
18	CPU & PCH XDP	CLEAN_245	04/24/2013
19	Chipset Support	CLEAN_245	04/24/2013
20	Project Chipset Support	CLEAN_245	04/24/2013
21	CPU Memory S3 Support	CLEAN_245	04/24/2013
22	DDR3 VREF MARGINING	CLEAN_245	04/24/2013
23	DDR3 SDRAM Bank A (1 OF 2)	CLEAN_245	04/24/2013
24	DDR3 SDRAM Bank A (2 OF 2)	CLEAN_245	04/24/2013
25	DDR3 SDRAM Bank B (1 OF 2)	CLEAN_245	04/24/2013
26	DDR3 SDRAM Bank B (2 OF 2)	CLEAN_245	04/24/2013
27	DDR3 Termination	CLEAN_245	04/24/2013
28	Thunderbolt Host (1 of 2)	CLEAN_245	04/24/2013
29	Thunderbolt Host (2 of 2)	CLEAN_245	04/24/2013
30	Thunderbolt Mobile Support	CLEAN_245	04/24/2013
31	Thunderbolt Connector A	CLEAN_245	04/24/2013
32	Thunderbolt Connector B	CLEAN_245	04/24/2013
33	X29C CONNECTOR	CLEAN_245	04/24/2013
34	SSD Connector	CLEAN_245	04/24/2013
35	Camera 1 of 2	CLEAN_245	04/24/2013
36	Camera 2 of 2	CLEAN_245	04/24/2013
37	USB 3.0 CONNECTORS	CLEAN_245	04/24/2013
38	KEYBOARD/TRACKPAD (1 OF 2)	CLEAN_245	04/24/2013
39	KEYBOARD/TRACKPAD (2 OF 2)	CLEAN_245	04/24/2013
40	SMC	CLEAN_245	04/24/2013
41	SMC Shared Support	CLEAN_245	04/24/2013
42	SMC Project Support	CLEAN_245	04/24/2013
43	SMBus Connections	CLEAN_245	04/24/2013
44	High Side Voltage and Current Sensing	CLEAN_245	04/24/2013
45	Load Side Voltage and Current Sensing	CLEAN_245	04/24/2013
46	Debug Sensors	CLEAN_245	04/24/2013

Page	Contents	Sync	Date
47	Thermal Sensors	CLEAN_245	04/26/2013
48	Fan Connectors	CLEAN_245	04/23/2013
49	SPI ROM / LPC+SPI Conn.	CLEAN_245	04/26/2013
50	AUDIO:CODEC, ANALOG	CLEAN_245	04/26/2013
51	AUDIO:CODEC, DIGITAL	CLEAN_245	04/26/2013
52	AUDIO: SPEAKER AMP	CLEAN_245	04/26/2013
53	AUDIO: JACK	CLEAN_245	04/26/2013
54	AUDIO: JACK TRANSLATORS	CLEAN_245	04/26/2013
55	DC-In & Battery Connectors	CLEAN_245	04/26/2013
56	PBus Supply & Battery Charger	CLEAN_245	04/26/2013
57	CPU VR12.5 VCC Regulator IC	CLEAN_245	04/26/2013
58	CPU VR12.5 VCC Power Stage	CLEAN_245	04/26/2013
59	1.35V DDR3L SUPPLY	CLEAN_245	04/26/2013
60	5V / 3.3V Power Supply	CLEAN_245	04/26/2013
61	1V05V POWER SUPPLY	CLEAN_245	04/26/2013
62	LCD/KBD Backlight Driver	CLEAN_245	04/26/2013
63	Misc Power Supplies	CLEAN_245	04/26/2013
64	Power FETs	CLEAN_245	04/23/2013
65	Power Control 1/ENABLE	CLEAN_245	04/23/2013
66	Power Sequencing EG/PCH S0	DO KEPLER	01/13/2012
67	eDP Display Connector	CLEAN_245	04/26/2013
68	KEPLER PCI-E	DO MSB	07/31/2012
69	KEPLER CORE/FB POWER	DO MSB	07/31/2012
70	KEPLER FRAME BUFFER I/F	DO MSB	07/31/2012
71	1V05 GPU / 1V35 FB POWER SUPPLY	DO MSB	07/31/2012
72	GDDR5 Frame Buffer A	DO MSB	07/31/2012
73	GDDR5 Frame Buffer B	DO MSB	07/31/2012
74	KEPLER EDP/DP/GPIO	DO MSB	07/31/2012
75	KEPLER GPIOs, CLK & STRAPS	DO MSB	07/31/2012
76	KEPLER PEX PWR/GNDS	DO MSB	07/31/2012
77	GFX IMVP VCore Regulator	DO MSB	07/31/2012
78	RIO Connectors	CLEAN_245	04/26/2013
79	eDP Mux	DO MSB	07/31/2012
80	eDP Muxed Graphics Support	CLEAN_02	08/14/2013
81	Power Aliases	CLEAN_245	04/26/2013
82	Signal Aliases	CLEAN_245	04/26/2013
83	Functional Test Points	CLEAN_245	04/26/2013
84	NC & No Test	CLEAN_245	04/26/2013
85	PCB Rule Definitions	CLEAN_245	04/26/2013
86	CPU Constraints	CLEAN_245	04/26/2013
87	PCH Constraints 1	CLEAN_245	04/26/2013
88	PCH Constraints 2	CLEAN_245	04/26/2013
89	Memory Constraints	CLEAN_245	04/26/2013
90	Thunderbolt Constraints	CLEAN_245	04/26/2013
91	Camera Constraints	CLEAN_245	04/26/2013
92	SMC Constraints	CLEAN_245	04/26/2013
93	Project Specific Constraints	CLEAN_245	04/26/2013
94	GPU (Kepler) Constraints	WORLD_319	06/02/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0675	1	SCHEM, MLB_KEPLER, J45G	SCM	CRITICAL	
820-3787	1	PCB, MLB_KEPLER, J45G	PCB	CRITICAL	

DRAWING TITLE: MLB_KEPLER
 DRAWN BY: JERRY-REBEV
 DATE: 2013-08-14 10:14

DRAWING TITLE: SCHEM, MLB, KEPLER, J45G	
	DRAWING NUMBER: 051-0675
Apple Inc.	REVISION: 6.0.0
NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS PERSON IS AGREEING TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 112 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 113 ALL RIGHTS RESERVED	
DATE: dvt	SHEET: 1 OF 119
	TOTAL: 1 OF 94

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0177	COMMON PARTS, MLB, KEPLER, J45	J45G COMMON
985-0181	DEV, MLB, KEPLER, J45	J45G_DEVEL: DVT
639-5245	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_HYNIX_1600_S, FB_2G_HYNIX_A_DIE
639-5246	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_HYNIX_1600_S, FB_2G_ELPIDA
639-5247	PCBA, MLB, KEPLER, CRW_BEST, 8G-MIC, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5248	PCBA, MLB, KEPLER, CRW_BEST, 8G-MIC, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_MICRON_1600_S, FB_2G_ELPIDA
639-5249	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_ELPIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5250	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_ELPIDA_1600_S, FB_2G_ELPIDA
639-5251	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_HYNIX_1600_S, FB_2G_HYNIX_A_DIE
639-5252	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_HYNIX_1600_S, FB_2G_ELPIDA
639-5253	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5254	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_MICRON_1600_S, FB_2G_ELPIDA
639-5255	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_ELPIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5256	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_ELPIDA_1600_S, FB_2G_ELPIDA
639-5257	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_HYNIX_1600_S, FB_2G_HYNIX_A_DIE
639-5258	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_HYNIX_1600_S, FB_2G_ELPIDA
639-5259	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5260	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_MICRON_1600_S, FB_2G_ELPIDA
639-5261	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_ELPIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5262	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_ELPIDA_1600_S, FB_2G_ELPIDA
639-5263	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_HYNIX_1600_S, FB_2G_HYNIX_A_DIE
639-5264	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_HYNIX_1600_S, FB_2G_ELPIDA
639-5265	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_MICRON_1600_S, FB_2G_HYNIX_A_DIE
639-5266	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_MICRON_1600_S, FB_2G_ELPIDA
639-5267	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-HYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_ELPIDA_1600_S, FB_2G_HYNIX_A_DIE
639-5268	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-ELP, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_ELPIDA_1600_S, FB_2G_ELPIDA
639-5478	PCBA, MLB, KEPLER, CRW_BEST, 8G-HYN, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_HYNIX_1600_S, FB_4G_HYNIX
639-5479	PCBA, MLB, KEPLER, CRW_BEST, 8G-MIC, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_MICRON_1600_S, FB_4G_HYNIX
639-5480	PCBA, MLB, KEPLER, CRW_BEST, 8G-ELP, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_ELPIDA_1600_S, FB_4G_HYNIX
639-5481	PCBA, MLB, KEPLER, CRW_BEST, 16G-HYN, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_HYNIX_1600_S, FB_4G_HYNIX
639-5482	PCBA, MLB, KEPLER, CRW_BEST, 16G-MIC, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_MICRON_1600_S, FB_4G_HYNIX
639-5483	PCBA, MLB, KEPLER, CRW_BEST, 16G-ELP, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: BEST, RAM: 4GB_ELPIDA_1600_S, FB_4G_HYNIX
639-5484	PCBA, MLB, KEPLER, CRW_CTO, 8G-HYN, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_HYNIX_1600_S, FB_4G_HYNIX
639-5485	PCBA, MLB, KEPLER, CRW_CTO, 8G-MIC, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_MICRON_1600_S, FB_4G_HYNIX
639-5486	PCBA, MLB, KEPLER, CRW_CTO, 8G-ELP, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_ELPIDA_1600_S, FB_4G_HYNIX
639-5487	PCBA, MLB, KEPLER, CRW_CTO, 16G-HYN, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_HYNIX_1600_S, FB_4G_HYNIX
639-5488	PCBA, MLB, KEPLER, CRW_CTO, 16G-MIC, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_MICRON_1600_S, FB_4G_HYNIX
639-5489	PCBA, MLB, KEPLER, CRW_CTO, 16G-ELP, VR-4GHYN, J45G	BASE_BOM_DEVEL_BOM, CPU_CW: CTO, RAM: 4GB_ELPIDA_1600_S, FB_4G_HYNIX

J45G BOM Groups

BOM GROUP	BOM OPTIONS
J45G_COMMON	ALTERNATE, COMMON, J45G_COMMON1, J45G_COMMON2, J45G_PROGPARTS, GFX_BM, ACAPS:A2
J45G_COMMON1	CPUMEM: S0, TBTHV: P15V, SKIP_5V3V3: AUDIBLE, CHGR_5V: LDO, CPUPEG: X8X8, S2_PWR: S0
J45G_COMMON2	EDP: YES, LPCPLUS_CONN: YES, LPCPLUS_R: YES, XDP, RDP_PWR: 1V5, SPI: DUAL_10, SSD_PWR_EN: GPIO, CAM_WAKE: NO
J45G_PVT	BKLT: PROD, SENSOR_NONPROD: N
J45G_PROGPARTS	SMC_PROG: PROTO4, BOOTROM_PROG: PROTO4, TETROM: PROG, TPAD_PSOC: PROG, GFX_PROGPARTS
GFX_PROGPARTS	DPMUXCMU: PROG
J45G_DEVEL: ENG	ALTERNATE, XDP_DEBUG, SPOPODOD_IDL, DORVREF_DAC, SENSOR_NONPROD: Y, BKLT: ENG, DBGLED, CAM_XTAL: YES, DPMUX_DEBUG
J45G_DEVEL: DVT	ALTERNATE, XDP_DEBUG, BKLT: PROD, SENSOR_NONPROD: N, DBGLED
GFX_BM	GK107: GX, DPMUX: HOCO
XDP_DEBUG	XDP_CONN, XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33754599	1	IC, CPU, CPU, PRQ, C0, 2.3, 47W, +1.2V, 0M, 80A	U0500	CRITICAL	CPU_CW: BETTER
33754600	1	IC, CPU, CPU, PRQ, C0, 2.3, 47W, +1.2V, 0M, 80A1344	U0500	CRITICAL	CPU_CW: BEST
33754624	1	IC, CPU, CPU, PRQ, C0, 2.3, 47W, +1.2V, 0M, 80A1344	U0500	CRITICAL	CPU_CW: CTO
33754542	1	IC, ROM, SPT-M, 8MBIT, C0, 28195, PRQ, 20X20MM, P050A	U1100	CRITICAL	
33851247	1	IC, TRV, FR, 4C, A0, PRQ, CTO, 8ELC, P030A04	U2800	CRITICAL	
33851186	1	IC, ROM, 1705A2, 82 PCIE, 05A, 833, 20X30A	U3900	CRITICAL	
33350700	1	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A	U4000	CRITICAL	
33350667	16	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb HYNIX 1600_S
33350624	16	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb SAMSUNG 1600_S
33350703	16	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb ELPIDA 1600_S
33350660	16	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb MICRON 1600_S
33350667	32	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb HYNIX 1600_S
33350624	32	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb SAMSUNG 1600_S
33350703	32	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb ELPIDA 1600_S
33350660	32	IC, SRAM, 4GBIT, 20B11-1600, 80MA, 78P, P50A		CRITICAL	4Gb MICRON 1600_S
33754256	1	IC, GPU, 03107-0T, A0, 80A000	U8400	CRITICAL	GK107: GT
33754427	1	IC, GPU, 1070E, 92400E, 1.0570V, 1.5V, P50A000	U8400	CRITICAL	GK107: GX
33754616	1	IC, GPU, 03107-702, A0, 80A000E, 1.0570V, 1.5V, P50A000	U8400	CRITICAL	GK107: GX2
33350630	4	IC, SRAM, 0200E, 440E22, A-DIE, HYNIX	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_HYNIX_A_DIE
33350631	4	IC, SRAM, 0200E, 440E22, D-DIE, SAMSUNG	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_SAMSUNG
33350695	4	IC, SRAM, 0200E, 20B11, 508P0, 1705P0A	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_ELPIDA
33350701	4	IC, SRAM, 0200E, 20B11, 508P0, 1705P0A, 80M03128800-4A	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_ELPIDA_29MHZ
33350734	4	IC, SRAM, 0200E, 440E22, HYNIX, 80M03128800-52C	U8800, U8850, U8900, U8950	CRITICAL	FB_2G_HYNIX_29MHZ
33350685	4	IC, SRAM, 0200E, 440E22, HYNIX, 80M03128800-70C	U8800, U8850, U8900, U8950	CRITICAL	FB_4G_HYNIX

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM: 2GB_HYNIX_1600	RAMCFG3: L, RAMCFG2: L, RAMCFG1: L, RAMCFG0: L
RAM: 2GB_SAMSUNG_1600	RAMCFG3: L, RAMCFG2: L, RAMCFG1: L, RAMCFG0: H
RAM: 2GB_ELPIDA_1600	RAMCFG3: L, RAMCFG2: L, RAMCFG1: H, RAMCFG0: L
RAM: 2GB_MICRON_1600	RAMCFG3: L, RAMCFG2: L, RAMCFG1: H, RAMCFG0: H
RAM: 4GB_HYNIX_1600_S	4Gb_HYNIX_1600_S, RAMCFG3: L, RAMCFG2: H, RAMCFG1: L, RAMCFG0: L
RAM: 4GB_SAMSUNG_1600_S	4Gb_SAMSUNG_1600_S, RAMCFG3: L, RAMCFG2: H, RAMCFG1: L, RAMCFG0: H
RAM: 4GB_ELPIDA_1600_S	4Gb_ELPIDA_1600_S, RAMCFG3: L, RAMCFG2: H, RAMCFG1: H, RAMCFG0: L
RAM: 4GB_MICRON_1600_S	4Gb_MICRON_1600_S, RAMCFG3: L, RAMCFG2: H, RAMCFG1: H, RAMCFG0: H
RAM: 4GB_HYNIX_1600	4Gb_HYNIX_1600, RAMCFG3: H, RAMCFG2: L, RAMCFG1: L, RAMCFG0: L
RAM: 4GB_SAMSUNG_1600	4Gb_SAMSUNG_1600, RAMCFG3: H, RAMCFG2: L, RAMCFG1: L, RAMCFG0: H
RAM: 4GB_ELPIDA_1600	4Gb_ELPIDA_1600, RAMCFG3: H, RAMCFG2: L, RAMCFG1: H, RAMCFG0: L
RAM: 4GB_MICRON_1600	4Gb_MICRON_1600, RAMCFG3: H, RAMCFG2: L, RAMCFG1: H, RAMCFG0: H

Development/Base BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0177	1	J45G MLB, KEPLER BASE BOM	BASE	CRITICAL	BASE_BOM
985-0181	1	J45G MLB, KEPLER, DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=J15 REFERENCE SYNC DATE=07/31/2015
PAGE 1111

BOM Configuration

Apple Inc. 051-0675
REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SOLELY FOR THE PERSONS AGREEING TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 111 NOT TO REPRODUCE OR COPY IT 112 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 113 ALL RIGHTS RESERVED

SEARCH: dvt
PAGE: 2 OF 119
SHEET: 2 OF 94

8

7

6

5

4

3

2

1

Programmables - All builds

341S3920	1	IC,EEPROM,FALCON RIDGE (V1.1).1,144,145	U2890	CRITICAL	TBTROM:PROG
335S0915	1	EEPROM,SPT_FLASH_ROM,4MB11.50MB2,US008	U2890	CRITICAL	TBTROM:BLANK
335S0852	1	IC,GPURAM,D2,BLANK	U9101	CRITICAL	GPURAM:BLANK
341S3565	1	IC,EEP ROM,95C,(HERRERAS) V3.2.8,DVB,D2	U9600	CRITICAL	DPMUXMCU:PROG
337S4313	1	IC,MCU,HEB/2113,9XMM,ELP-145V	U9600	CRITICAL	DPMUXMCU:BLANK
341S3856	1	IC,TRAPD/KYBD_CNTRLR,C0_0nly,V225_245	U4801	CRITICAL	TPAD_PROG:PROG
337S4587	1	IC,TP_P80C,QFN,BLANK	U4801	CRITICAL	TPAD_P80C:BLANK

SMC

338S1214	1	IC,SMC-A3,40MB2/S0DM1P9,SCPL_FW,15782A	U5000	CRITICAL	SMC_PROG:BASE
341S3901	1	IC,SMC-B1,SCPL,EXT,V2.16Q13,PROTO4_245G	U5000	CRITICAL	SMC_PROG:PROTO4
341S3741	1	IC,SMC-A3,SCPL,EXT,VXXXX,PVT,315	U5000	CRITICAL	SMC_PROG:PVT

EFI ROM

335S0807	1	IC,EFI_SBL_50MB_FLASH,64MBIT,80P_FUSE,L	U6100	CRITICAL	BOOTROM_PROG:BLANK
335S0812	1	64MBIT EFI_SBL_DUAL_270_FLASH,801C9_R	U6100	CRITICAL	BOOTROM_PROG:BLANK2
341S3712	1	IC,EFI_ROM(V0008)PROTO_0_315	U6100	CRITICAL	BOOTROM_PROG:PROTO0
341S3742	1	IC,EFI_ROM(V0013)PROTO_1_315	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S3890	1	IC,EFI_ROM(V0100)PROTO_3-245 & RVT-245	U6100	CRITICAL	BOOTROM_PROG:PROTO3
341S3904	1	IC,EFI_ROM(V0106)PROTO_4_345	U6100	CRITICAL	BOOTROM_PROG:PROTO4

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Sioban alt to Pavevliad
128S0311	128S0329		ALL	SMC alt to mango
138S0739	138S0706		ALL	Sioban alt to Muxata
197S0481	197S0480		ALL	Sioban alt to mm
371S0713	371S0558		ALL	Sioban alt to ut
152S0461	152S1645		ALL	Sioban alt to Vashay
376S1080	376S0820		ALL	Sioban alt to Dr. Beal
155S0667	155S0583		ALL	Sioban alt to YEM
376S1032	376S0855		ALL	Sioban alt to Sioban
376S1129	376S0855		ALL	Sioban alt to Sioban
376S1089	376S1128		ALL	Sioban alt to Sioban
138S0681	138S0638		ALL	Sioban alt to Sioban
128S0371	128S0376		ALL	Sioban alt to Sioban
333S0629	333S0703		ALL	Sioban alt to Sioban
138S0803	138S0639		ALL	Sioban alt to Muxata
138S0843	138S0674		ALL	Sioban alt to Muxata
138S0846	138S0811		ALL	Sioban alt to Muxata
127S0164	127S0162		ALL	Sioban alt to Vashay
138S0732	138S0715		ALL	Sioban alt to Vashay
128S0364	128S0264		ALL	Sioban alt to mango
333S0704	333S0700		ALL	Sioban alt to Muxata
353S3527	353S3528		ALL	Sioban alt to Muxata
353S3526	353S3528		ALL	Sioban alt to Muxata
197S0466	197S0464		ALL	Sioban alt to mm
311S0649	311S0541		ALL	Sioban alt to Muxata
197S0479	197S0478		ALL	Sioban alt to mm

FROM J15

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=J15 REFERENCE SYNC DATE=07/31/2015

PAGE TITLE: BOM Configuration

Apple Inc.

051-0675




6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SOLELY FOR THE PURPOSES OF THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ANY MANNER. ALL RIGHTS RESERVED.

3 OF 119


3 OF 94

8 7 6 5 4 3 2 1




J45 THERMAL MODULE STANDOFF


GPU BOSS APN 860-4772




APN 860-1327




APN 817-0688




CPU BOSS APN 860-2931




Thermal Module gaskets APN 875-9290



APN 860-1328



APN 817-4517




PD parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DYNAX ADHESIVE SEE-CURE 29991-SC	EDGE_BOND	CRITICAL	


APN 806-9391



APN 806-6192




APN 806-6194




J45 POGO PINS

APN 870-2451



J45 STANDOFF

APN 860-1448



SYNC MASTER=CLEAN J45 SYNC DATE=05/03/2019

PAGE TITLE: **PD Parts**

Apple Inc.

051-0675

6.0.0


dvf

4 OF 119

4 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORUMS AGREE TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1



OMIT_TABLE
U0500
HASWELL
BGA
SYM 12 OF 12

OMIT_TABLE
U0500
HASWELL
BGA
SYM 12 OF 12

OMIT_TABLE
U0500
HASWELL
BGA
SYM 12 OF 12

NO_TEST

BFS1	TRUE	CPU DC BF51	TP0531
BFS2	TRUE	CPU DC BE52 BF52	TP0531
BFS3	TRUE	CPU DC BE53 BF53	TP0531
C1	TRUE	CPU DC C1 C2	
C2	TRUE	CPU DC C1 C2	
C3	TRUE	CPU DC B2 C3	
C54	TRUE	CPU DC B54 C54	TP0501
D1	TRUE	CPU DC D1	TP0501
D54	TRUE	CPU DC D54	TP0511

CPU Daisy-Chain Strategy:
Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.


- RSVD132 AN15 XNC
- RSVD133 AN17 XNC
- RSVD134 AF3 XNC
- RSVD139 AE3 XNC
- RSVD136 G14 XNC
- RSVD137 G17 XNC
- RSVD138 AD45 XNC
- RSVD139 AG45 XNC

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2013

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS DOCUMENT IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPY IT IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.

DATE	05/1-0675
REVISION	6.0.0
SEARCH	dvt
PAGE	5 OF 119
SHEET	5 OF 94



CFG [7] :P0 DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER XRESRSTB 0 = WAIT FOR BIOS
 CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVDS 00 = X8, X4, X4
 CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] :PCIE X4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] :PCIE X16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

These can be placed close to J1800 and only for debug access

BOM GROUP	BOM OPTIONS
CPUPEG:X16	CPUCFG5_PD
CPUPEG:X8X8	CPUCFG6_PD, CPUCFG5_PD
CPUPEG:X8X4X4	

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2015

DATE 11/15/15

CPU Clock/Misc/JTAG/CFG

Apple Inc.


051-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION IS CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS SOLELY FOR THE SUPPORT OF THIS PRODUCT. IT IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.

6 OF 119

6 OF 94



OMIT TABLE

U0500
HASWELL
BSA
SYM 3 OF 12

MEM A DQ<0> AHS4 SA, DQ0
MEM A DQ<1> AHS2 SA, DQ1
MEM A DQ<2> AKS1 SA, DQ2
MEM A DQ<3> AHS4 SA, DQ3
MEM A DQ<4> AHS3 SA, DQ4
MEM A DQ<5> AHS1 SA, DQ5
MEM A DQ<6> AKS2 SA, DQ6
MEM A DQ<7> AKS1 SA, DQ7
MEM A DQ<8> AHS4 SA, DQ8
MEM A DQ<9> AHS2 SA, DQ9
MEM A DQ<10> AHS1 SA, DQ10
MEM A DQ<11> AHS3 SA, DQ11
MEM A DQ<12> AHS3 SA, DQ12
MEM A DQ<13> AHS1 SA, DQ13
MEM A DQ<14> AHS2 SA, DQ14
MEM A DQ<15> AHS4 SA, DQ15
MEM A DQ<16> AVS2 SA, DQ16
MEM A DQ<17> AVS3 SA, DQ17
MEM A DQ<18> AVS2 SA, DQ18
MEM A DQ<19> AVS1 SA, DQ19
MEM A DQ<20> AVS1 SA, DQ20
MEM A DQ<21> AVS4 SA, DQ21
MEM A DQ<22> AVS4 SA, DQ22
MEM A DQ<23> AVS1 SA, DQ23
MEM A DQ<24> AY47 SA, DQ24
MEM A DQ<25> AY49 SA, DQ25
MEM A DQ<26> BA47 SA, DQ26
MEM A DQ<27> BA45 SA, DQ27
MEM A DQ<28> AY45 SA, DQ28
MEM A DQ<29> AY43 SA, DQ29
MEM A DQ<30> BA49 SA, DQ30
MEM A DQ<31> BA43 SA, DQ31
MEM A DQ<32> BF14 SA, DQ32
MEM A DQ<33> BC14 SA, DQ33
MEM A DQ<34> BC11 SA, DQ34
MEM A DQ<35> BF11 SA, DQ35
MEM A DQ<36> BE14 SA, DQ36
MEM A DQ<37> BF14 SA, DQ37
MEM A DQ<38> BD11 SA, DQ38
MEM A DQ<39> BE11 SA, DQ39
MEM A DQ<40> BC9 SA, DQ40
MEM A DQ<41> BB9 SA, DQ41
MEM A DQ<42> BE6 SA, DQ42
MEM A DQ<43> BE6 SA, DQ43
MEM A DQ<44> BB9 SA, DQ44
MEM A DQ<45> BF9 SA, DQ45
MEM A DQ<46> BE6 SA, DQ46
MEM A DQ<47> BE6 SA, DQ47
MEM A DQ<48> BB4 SA, DQ48
MEM A DQ<49> BC2 SA, DQ49
MEM A DQ<50> AM3 SA, DQ50
MEM A DQ<51> AM2 SA, DQ51
MEM A DQ<52> AM2 SA, DQ52
MEM A DQ<53> AM2 SA, DQ53
MEM A DQ<54> AM4 SA, DQ54
MEM A DQ<55> AM1 SA, DQ55
MEM A DQ<56> AM1 SA, DQ56
MEM A DQ<57> AM3 SA, DQ57
MEM A DQ<58> AM1 SA, DQ58
MEM A DQ<59> AM4 SA, DQ59
MEM A DQ<60> AM2 SA, DQ60
MEM A DQ<61> AM4 SA, DQ61
MEM A DQ<62> AM2 SA, DQ62
MEM A DQ<63> AM3 SA, DQ63

MEM A CS L<0> AVS2 SA, CS0
MEM A CS L<1> AVS2 SA, CS1
MEM A CS L<2> AVS1 SA, CS2
MEM A CS L<3> AVS1 SA, CS3
MEM A ODT<0> AVS4 SA, ODT0
MEM A ODT<1> AVS4 SA, ODT1
MEM A ODT<2> AVS4 SA, ODT2
MEM A ODT<3> AVS1 SA, ODT3
MEM A BA<0> BA47 SA, BA0
MEM A BA<1> BA47 SA, BA1
MEM A BA<2> BA45 SA, BA2

VSS AHS4 SA, VSS
MEM A RAS L BA49 SA, RASL
MEM A WE L BA43 SA, WEL
MEM A CAS L BA43 SA, CASL

MEM A A<0> BC11 SA, A0
MEM A A<1> BF11 SA, A1
MEM A A<2> BF28 SA, A2
MEM A A<3> BE28 SA, A3
MEM A A<4> BF12 SA, A4
MEM A A<5> BC27 SA, A5
MEM A A<6> BF27 SA, A6
MEM A A<7> BC28 SA, A7
MEM A A<8> BE27 SA, A8
MEM A A<9> BC32 SA, A9
MEM A A<10> BB20 SA, A10
MEM A A<11> BF31 SA, A11
MEM A A<12> BC31 SA, A12
MEM A A<13> BE20 SA, A13
MEM A A<14> BE32 SA, A14
MEM A A<15> BE31 SA, A15

MEM A DOS N<0> AP52 SA, DOS0
MEM A DOS N<1> AP52 SA, DOS1
MEM A DOS N<2> AP52 SA, DOS2
MEM A DOS N<3> AP56 SA, DOS3
MEM A DOS N<4> AP52 SA, DOS4
MEM A DOS N<5> AM1 SA, DOS5
MEM A DOS N<6> AM1 SA, DOS6
MEM A DOS N<7> AM3 SA, DOS7
MEM A DOS N<8> AM1 SA, DOS8
MEM A DOS N<9> AM4 SA, DOS9
MEM A DOS N<10> AM2 SA, DOS10
MEM A DOS N<11> AM4 SA, DOS11
MEM A DOS N<12> AM2 SA, DOS12
MEM A DOS N<13> AM3 SA, DOS13
MEM A DOS N<14> AM2 SA, DOS14
MEM A DOS N<15> AM3 SA, DOS15

MEM A DQS P<0> AP53 SA, DQS0
MEM A DQS P<1> AP52 SA, DQS1
MEM A DQS P<2> AM3 SA, DQS2
MEM A DQS P<3> BE46 SA, DQS3
MEM A DQS P<4> BE12 SA, DQS4
MEM A DQS P<5> BD7 SA, DQS5
MEM A DQS P<6> BA2 SA, DQS6
MEM A DQS P<7> AT1 SA, DQS7

MEM A DQS N<0> RSV163 SA, DQS0
MEM A DQS N<1> RSV164 SA, DQS1
MEM A DQS N<2> RSV165 SA, DQS2
MEM A DQS N<3> RSV166 SA, DQS3
MEM A DQS N<4> RSV167 SA, DQS4
MEM A DQS N<5> RSV168 SA, DQS5
MEM A DQS N<6> RSV169 SA, DQS6
MEM A DQS N<7> RSV170 SA, DQS7

CPU_DIMM_VREFCA AM6 SA, DIMM_VREF
CPU_DIMM_VREFDO AR6 SA, DIMM_VREFDO
CPU_DIMM_VREFPDO AR6 SA, DIMM_VREFPDO

NC X RSV170

OMIT TABLE

U0500
HASWELL
BSA
SYM 4 OF 12

MEM B DQ<0> ACS4 SB, DQ0
MEM B DQ<1> ACS2 SB, DQ1
MEM B DQ<2> AFS1 SB, DQ2
MEM B DQ<3> AFS4 SB, DQ3
MEM B DQ<4> ACS3 SB, DQ4
MEM B DQ<5> ACS1 SB, DQ5
MEM B DQ<6> AFS2 SB, DQ6
MEM B DQ<7> AFS1 SB, DQ7
MEM B DQ<8> AHS7 SB, DQ8
MEM B DQ<9> AM49 SB, DQ9
MEM B DQ<10> AV43 SB, DQ10
MEM B DQ<11> AV45 SB, DQ11
MEM B DQ<12> AHS3 SB, DQ12
MEM B DQ<13> AHS5 SB, DQ13
MEM B DQ<14> AV47 SB, DQ14
MEM B DQ<15> AV49 SB, DQ15
MEM B DQ<16> BC49 SB, DQ16
MEM B DQ<17> BE49 SB, DQ17
MEM B DQ<18> BR47 SB, DQ18
MEM B DQ<19> BC47 SB, DQ19
MEM B DQ<20> BB49 SB, DQ20
MEM B DQ<21> BD50 SB, DQ21
MEM B DQ<22> BE47 SB, DQ22
MEM B DQ<23> BF47 SB, DQ23
MEM B DQ<24> BE44 SB, DQ24
MEM B DQ<25> BE44 SB, DQ25
MEM B DQ<26> BC42 SB, DQ26
MEM B DQ<27> BF42 SB, DQ27
MEM B DQ<28> BF44 SB, DQ28
MEM B DQ<29> BC44 SB, DQ29
MEM B DQ<30> BD42 SB, DQ30
MEM B DQ<31> BE42 SB, DQ31
MEM B DQ<32> BA16 SB, DQ32
MEM B DQ<33> AH16 SB, DQ33
MEM B DQ<34> BA15 SB, DQ34
MEM B DQ<35> AV15 SB, DQ35
MEM B DQ<36> AV16 SB, DQ36
MEM B DQ<37> AV16 SB, DQ37
MEM B DQ<38> AV15 SB, DQ38
MEM B DQ<39> AU15 SB, DQ39
MEM B DQ<40> AU12 SB, DQ40
MEM B DQ<41> AY12 SB, DQ41
MEM B DQ<42> BA10 SB, DQ42
MEM B DQ<43> AU10 SB, DQ43
MEM B DQ<44> AV12 SB, DQ44
MEM B DQ<45> BA12 SB, DQ45
MEM B DQ<46> AV10 SB, DQ46
MEM B DQ<47> AV10 SB, DQ47
MEM B DQ<48> AB8 SB, DQ48
MEM B DQ<49> BA8 SB, DQ49
MEM B DQ<50> AV6 SB, DQ50
MEM B DQ<51> BA5 SB, DQ51
MEM B DQ<52> AV8 SB, DQ52
MEM B DQ<53> AY8 SB, DQ53
MEM B DQ<54> AV6 SB, DQ54
MEM B DQ<55> AV6 SB, DQ55
MEM B DQ<56> AM5 SB, DQ56
MEM B DQ<57> AM5 SB, DQ57
MEM B DQ<58> AK1 SB, DQ58
MEM B DQ<59> AK4 SB, DQ59
MEM B DQ<60> AM1 SB, DQ60
MEM B DQ<61> AM4 SB, DQ61
MEM B DQ<62> AK2 SB, DQ62
MEM B DQ<63> AK3 SB, DQ63

MEM B CS L<0> BC49 SB, CS0
MEM B CS L<1> BE49 SB, CS1
MEM B CS L<2> AM19 SB, CS2
MEM B CS L<3> AM20 SB, CS3
MEM B ODT<0> BA19 SB, ODT0
MEM B ODT<1> BA19 SB, ODT1
MEM B ODT<2> AV19 SB, ODT2
MEM B ODT<3> AM19 SB, ODT3
MEM B BA<0> AY23 SB, BA0
MEM B BA<1> BA23 SB, BA1
MEM B BA<2> BA16 SB, BA2

VSS AU10 SA, VSS
MEM B RAS L AV23 SB, RASL
MEM B WE L AM23 SB, WEL
MEM B CAS L AV20 SB, CASL

MEM B A<0> BA10 SB, A0
MEM B A<1> AM10 SB, A1
MEM B A<2> AM10 SB, A2
MEM B A<3> AV10 SB, A3
MEM B A<4> AM12 SB, A4
MEM B A<5> AY12 SB, A5
MEM B A<6> AT10 SB, A6
MEM B A<7> AV12 SB, A7
MEM B A<8> BA12 SB, A8
MEM B A<9> AU12 SB, A9
MEM B A<10> AM13 SB, A10
MEM B A<11> AY35 SB, A11
MEM B A<12> AM15 SB, A12
MEM B A<13> AU20 SB, A13
MEM B A<14> AM16 SB, A14
MEM B A<15> BA15 SB, A15

MEM B DOS N<0> AD52 SB, DOS0
MEM B DOS N<1> CA46 SB, DOS1
MEM B DOS N<2> AD56 SB, DOS2
MEM B DOS N<3> AD56 SB, DOS3
MEM B DOS N<4> AM16 SB, DOS4
MEM B DOS N<5> AM16 SB, DOS5
MEM B DOS N<6> AM10 SB, DOS6
MEM B DOS N<7> AM10 SB, DOS7
MEM B DOS N<8> AM1 SB, DOS8
MEM B DOS N<9> AM1 SB, DOS9
MEM B DOS N<10> AM1 SB, DOS10
MEM B DOS N<11> AM4 SB, DOS11
MEM B DOS N<12> BE46 SB, DOS12
MEM B DOS N<13> BE43 SB, DOS13
MEM B DOS N<14> AM15 SB, DOS14
MEM B DOS N<15> AM12 SB, DOS15

MEM B DQS P<0> AD53 SB, DQS0
MEM B DQS P<1> AV16 SB, DQS1
MEM B DQS P<2> BE46 SB, DQS2
MEM B DQS P<3> BE43 SB, DQS3
MEM B DQS P<4> AM15 SB, DQS4
MEM B DQS P<5> AM12 SB, DQS5
MEM B DQS P<6> AM6 SB, DQS6
MEM B DQS P<7> AT1 SB, DQS7


MEM B DQS N<0> RSV171 SB, DQS0
MEM B DQS N<1> RSV172 SB, DQS1
MEM B DQS N<2> RSV173 SB, DQS2
MEM B DQS N<3> RSV174 SB, DQS3
MEM B DQS N<4> RSV175 SB, DQS4
MEM B DQS N<5> RSV176 SB, DQS5
MEM B DQS N<6> RSV177 SB, DQS6
MEM B DQS N<7> RSV178 SB, DQS7
MEM B DQS N<8> RSV179 SB, DQS8
MEM B DQS N<9> RSV180 SB, DQS9
MEM B DQS N<10> RSV181 SB, DQS10

CPU_DIMM_VREFCA AM6 SB, DIMM_VREF
CPU_DIMM_VREFDO AR6 SB, DIMM_VREFDO
CPU_DIMM_VREFPDO AR6 SB, DIMM_VREFPDO

NC X RSV181

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2015

CPU DDR3 Interfaces	
Apple Inc.	051-0675
6.0.0	dvt
NOTICE OF PROPRIETARY PROPERTY:	
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF APPLE INC. THE PROPRIETARY NATURE OF THE INFORMATION IS NOT TO BE REVEALED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. THIS DOCUMENT IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
7 OF 119	7 OF 94



NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA

R0860: 100k
PLACE_NEAR=U0500.C50:50.8mm
PLACE_SIDE=BOTTOM

R0802: 100k
PLACE_NEAR=U0500.J50:2.54mm

R0810: 100k
PLACE_NEAR=U0500.J50:2.54mm

R0811: 100k
PLACE_NEAR=U0500.J51:38mm

R0812: 100k
PLACE_NEAR=U0500.L12:54mm

Connections would be required for 2014 CPU support.


CPU Power	
Apple Inc.	051-0675
6.0.0	dvt
NOTICE OF PROPRIETARY PROPERTY:	
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF APPLE INC. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.	
TO MAINTAIN THE CONFIDENTIALITY OF THIS DOCUMENT, YOU MUST NOT REPRODUCE OR COPY IT IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.	
8 OF 119	
8 OF 94	

CPU VCORE Decoupling


Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
 Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT NOTE (C1000-C1019):


Place on bottom side of U0500




NO STUFF PLACEMENT NOTE (C1020-C1023):




NO STUFF PLACEMENT NOTE (C1024-C1045):



PLACEMENT NOTE (C1046-C1067):



NO STUFF PLACEMENT NOTE (C1068-C1076):




CPU VDDQ Decoupling


Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT NOTE (C1080-C1089):


Place on bottom side of U0500



PLACEMENT NOTE (C1090-C1097):



PLACEMENT NOTE (C1098-C1099):



CPU VCCIO Decoupling


Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
 Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)

PLACEMENT NOTE (C1079):



NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

SYNC MASTER=CLEAN J15		SYNC DATE=05/02/2015	
PAGE TITLE CPU Decoupling			
Apple Inc.		DESIGN NUMBER 051-0675	REV D
NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT OR CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		REVISION 6.0.0	SEARCH dvt
		PAGE 10 OF 119	DRAWN 10 OF 94




NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.

NOTE: ENET pair only used if SD Card Reader is USB3.

SYNC MASTER=CLEAN J345		SYNC DATE=04/26/2013	
PCH RTC/HDA/JTAG/SATA/CLK			
Apple Inc.		051-0675	
6.0.0		dvt	
11 OF 119		11 OF 94	



NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS HEREIN THE PROPRIETARY INFORMATION OF APPLE INC. IT IS THE PROPERTY OF APPLE INC. AND IS TO BE MAINTAINED IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC. © 2013 APPLE INC. ALL RIGHTS RESERVED.



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2015	
PAGE 1110			
PCH DMI/FDI/PM/GFX/PCI			
Apple Inc.		OS1-0675	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS INFORMATION IS UNCLASSIFIED AND IS NOT TO BE RELEASED OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		6.0.0	
1. TO MAINTAIN THE CONFIDENCE OF THIS INFORMATION		SEARCH	
1.1 NOT TO REPRODUCE OR COPY IT		12 OF 119	
1.2 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		12 OF 94	
1.3 ALL RIGHTS RESERVED			


Pull-up/down on chipset support page (depends on TBT controller)
 Redwood Ridge: TBT_CIO_PLUG_EVENT_L, requires pull-up (S0), no isolation necessary.
 Cactus Ridge: TBT_CIO_PLUG_EVENT, requires pull-down & isolation.

OMIT TABLE	
11	==TBT_CIO_PLUG_EVENT_ISOL
11	==FW_PME_L
11	==DPMUX_UC_IRO
11	==SMC_RUNTIME_SCI_L
11	==XDP_FCO_HDD_PWR_EN
11	==WOL_EN
11	==MEM_VDD_SEL_LVS_L
11	==XDP_DDO_SSD_PCIE_SEL_L
11	==LPCPLUS_GPIO
11	==JTAG_TBT_TMS_PCH
11	==TBT_GO2SX_BIDIR
11	==SMC_WAKE_SCI_L
11	==ISOLATE_CPU_MEM_L
11	==TBT_POC_RESET_L
11	==XDP_FCI_GEU_GOOD
11	==XDP_DC3_ODD_PWR_EN_L
11	==XDP_DC3_JTAG_ISP_TCK
11	==JTAG_ISP_TDO
11	==JTAG_ISP_TDI
11	==FW_PWR_EN_PCH
11	==XDP_DD1_MLB_RAMCFG1
11	==MLB_RAMCFG3
11	==MLB_RAMCFG2
11	==SD_SEL_PCIE_L_USB_H
11	==MLB_RAMCFG0



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.




SYNC MASTER=CLEAN J345 SYNC DATE=04/26/2019


PAGE TITLE: PCH GPIO/MISC/NCTF

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED

DATE	051-0675	REV	D
REVISION	6.0.0	SEARCH	dvt
PAGE	14 OF 119	SHEET	14 OF 94




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2018	
PAGE TITLE			
PCH Grounds		DESIGNING NUMBER	REV
 Apple Inc.		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING:		1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	2. NOT TO REPRODUCE OR COPY IT
		16 OF 119	
		16 OF 94	

Extra BPM Testpoints

- TP1802
- TP1803
- TP1804
- TP1805
- TP1806
- TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



TDI and TMS are terminated in CPU.

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support

PCH/XDP Signals

- XDP_DA0 USB_EXTN_OC_L
- XDP_DA2 SSD_PWR_EN
- XDP_DA3 CAMERA_PWR_EN
- XDP_DB0 USB_EXTN_OC_L
- XDP_DB2 SD_PWR_EN
- XDP_DB3 SDCONN_STATE_CHANGE_L
- XDP_DC0 DP_AUXCH_ISOL_L
- XDP_DC1 SATARDRV_EN
- XDP_DC2 ODD_PWR_EN_L
- XDP_DC3 JTAG_ISP_TCK
- XDP_DD0 SSD_PCIE_SEL_L
- XDP_DD1 MLB_RAMCFG1
- XDP_DD2 ENETSD_CLKREQ_L
- XDP_DD3 AP_CLKREQ_L

Non-XDP Signals

- USB_EXTN_OC_L
- SSD_PWR_EN
- CAMERA_PWR_EN
- USB_EXTN_OC_L
- SD_PWR_EN
- SDCONN_STATE_CHANGE_L
- DP_AUXCH_ISOL_L
- SATARDRV_EN
- ODD_PWR_EN_L
- JTAG_ISP_TCK
- SSD_PCIE_SEL_L
- MLB_RAMCFG1
- ENETSD_CLKREQ_L
- AP_CLKREQ_L


PCH/XDP Signal Isolation Notes:
 'Output' non-XDP signals require pulls.
 'Output' PCH/XDP signals require pulls.

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

Unused PCH/XDP Signals


- TP1810
- TP1811
- TP1812
- TP1813

CPU JTAG Isolation




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE: CPU & PCH XDP			
Apple Inc.		DATE: 051-0675	REV: D
NOTICE OF PROPRIETARY PROPERTY:		REVISION: 6.0.0	
THIS DOCUMENT CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SOLELY FOR THE PURPOSES OF MAINTAINING THIS DOCUMENT IN CONFIDENCE.		PAGE: 18 OF 119	
DO NOT REPRODUCE OR COPY IT IN ANY MANNER OR PUBLISH IT IN WHOLE OR PART WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		PAGE: 18 OF 94	

PCH PWROK Generation




NOTE: ALL_SYS_PWRGD must remain low until at least 5ms after all rails are valid.

PCH Reset Button




PCH 33MHz Clocks



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.



System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO_25M_A: SB power rail for XTAL circuit.
 VDDIO_25M_B: Camera power rail for XTAL circuit.
 VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.
 NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

PPVBAT_G3_SYSCLK
 Coin-Cell: VBAT (300-ohm & 10uF RC)
 No Coin-Cell: 3.42V G3Hot (no RC)

PP3V3_S5_SYSCLK
 Coin-Cell & G3Hot: 3.42V G3Hot
 Coin-Cell & No G3Hot: 3.3V S5
 No Coin-Cell: 3.3V S5
 No bypass necessary

GreenClk 25MHz Power
 SB XTAL Power
 Camera XTAL Power
 TBT XTAL Power

NOTE: SLG3NB148A provides slow rising edge on 25MHz_B when powered from 1.2V VDDIO. Redwood Ridge also complicates VDD_25M power, forcing at least S4. Both issues to be addressed in upcoming part (SLG3NB148C).



VBAT and +V3.3A are internally ORed to create VDD_RTC_OUT.
 +V3.3A should be first available -3.3V power to reduce VBAT draw.

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
Chipset Support			
Apple Inc.	DATE	051-0675	D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHER'S AGREEMENT TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11. NOT TO REPRODUCE OR COPY IT 12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13. ALL RIGHTS RESERVED	SEARCH	dvt	
	PAGE	19 OF 119	
	SHEET	19 OF 94	

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 - DDRVREF_DAC - Stuffs DAC margining circuit.


CPU-Based Margining

FETs for CPU isolation during S3




DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



VRef Dividers

Always used, regardless of margining option.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value:	0.750V (DAC: 0x3A = 0.747mV)	0.675V (DAC: 0x34 = 0.670mV)	1.500V (DAC: 0x74 = 1.495V)	1.343V (DAC: 0x68 = 1.341V)	
Margined target:	0.300V - 1.200V (+/- 450mV)	0.275V - 1.075V (+/- 400mV)	1.200V - 1.800V (+/- 300mV)	0.950V - 1.750V (+/- 400mV)	
DAC range:	0.000V - 1.508V (0x00 - 0x75)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 3.004V (0x00 - 0xE9)	0.000V - 2.707V (0x00 - 0xD2)	
Margined range:	0.299V - 1.206V (+/- 453mV)	0.269V - 1.083V (+/- 406mV)	1.199V - 1.801V (+/- 301mV)	0.932V - 1.760V (+/- 414mV)	
Vref current:	+901uA - 911uA (= sourced)	+811uA - 816uA (= sourced)	+36uA - 36uA (= sourced)	+28uA - 29uA (= sourced)	
DAC step size:	7.68mV / step @ output	7.67mV / step @ output	2.575mV / step @ output	3.923mV / step @ output	

NOTE: DDR3 assumes TP851916 supply with 10.0k/49.9k divider
 DDR3L assumes TP851916 supply with 19.6k/57.6k divider

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2018

DDR3 VREF MARGINING

Apple Inc.


OS1-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

22 OF 119

22 OF 94




SYNC MASTER=CLEAN J45
 SYNC DATE=04/26/2013
 PART: 7450

DDR3 SDRAM Bank A (1 OF 2)


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC. AND
 IS UNCLASSIFIED UNDER E.O. 13526.
 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 IF NOT TO REPRODUCE OR COPY IT
 IF NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 ALL RIGHTS RESERVED

REVISION: 6.0.0
 dvt
 23 OF 119
 23 OF 94



SYNC MASTER=CLEAN J45
 SYNC DATE=04/26/2013
DDR3 SDRAM Bank A (2 OF 2)
 Apple Inc.
 dvt
 051-0675
 6.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THIS DOCUMENT CONTAINS HEREIN THE PROPRIETARY INFORMATION OF APPLE INC. AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.
 TO MAINTAIN THE CONFIDENTIALITY OF THIS DOCUMENT, IT IS WHOLLY OR PARTIALLY NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.
 ALL RIGHTS RESERVED.
 24 OF 119
 24 OF 94





SDRAM Bypassing (NOTE: 2x 2.2µF and 3x 0.1µF per chip)

C2600	C2601	C2610	C2611	C2620	C2621	C2630	C2631	C2603	C2604	C2605	C2613	C2614	C2615	C2623	C2624	C2625	C2633	C2634	C2635
2.2µF	2.2µF	2.2µF	2.2µF	2.2µF	2.2µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF
XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201

C2640	C2641	C2650	C2651	C2660	C2661	C2670	C2671	C2643	C2644	C2645	C2653	C2654	C2655	C2663	C2664	C2665	C2673	C2674	C2675
2.2µF	2.2µF	2.2µF	2.2µF	2.2µF	2.2µF	2.2µF	2.2µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF
XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 402	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201	XSR-CHEM 0201

SYNC MASTER=CLEAN J45
 SYNC DATE=04/26/2013

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC. AND
 IS NOT TO BE REPRODUCED OR COPIED IN ANY
 MANNER WITHOUT THE EXPRESS WRITTEN
 PERMISSION OF APPLE INC.

TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 IF NOT TO REPRODUCE OR COPY IT IN WHOLE OR PART
 ALL RIGHTS RESERVED

DATE: 051-0675
 REVISION: 6.0.0
 DRAWN: dvt
 PAGE: 26 OF 119
 SHEET: 26 OF 94

8

7

6

5

4

3

2

1

JREDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D

C

B


A

D



C

B

A



MEM Clock Termination
 Place RC end termination after last DRAM
 Place Source Cterm at neckdown at first DRAM



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
DDR3 Termination			
Apple Inc.		DATE	OS1-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	dvt
THIS DOCUMENT CONTAINS INFORMATION THAT IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS INFORMATION IS UNCLASSIFIED AND IS TO BE MAINTAINED IN CONFIDENCE.		PAGE	27 OF 119
DO NOT REPRODUCE OR COPY IT WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		SHEET	27 OF 94

8

7

6


5

4

3

2

1



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PART TITLE Thunderbolt Host (2 of 2)			
DRAWING NUMBER 051-0675		REV	
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS DOCUMENT IS UNCLASSIFIED. THE FOLLOWING INFORMATION IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE: 1) NOT TO REPRODUCE OR COPY IT 2) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 3) ALL RIGHTS RESERVED		SEARCH dvt	
PAGE 29 OF 119		SHEET 29 OF 94	


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Thunderbolt 15V Boost Regulator




BATLOW# Isolation



SYNC MASTER=CLEAN J45	SYNC DATE=04/26/2019
PART TITLE Thunderbolt Mobile Support	
Apple Inc.	DISPATCH NUMBER 051-0675
REVISION 6.0.0	DATE dvt
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHER'S AGREEMENT OF THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1111 ALL RIGHTS RESERVED	SEARCH 30 OF 119
	SHEET 30 OF 94


3.3V/HV Power MUX




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES.MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES.MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal	Min	Max	
IHV0/S3	1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector A



SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2015

Apple Inc.

051-0675

6.0.0

dvt


32 OF 119

31 OF 94

NOTICE OF PROPRIETARY PROPERTY:
 THIS INFORMATION CONTAINS APPLE'S PROPRIETARY AND CONFIDENTIAL INFORMATION. THE INFORMATION IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. TO MAINTAIN THE CONFIDENTIALITY OF THIS INFORMATION, YOU AGREE TO MAINTAIN THE CONFIDENTIALITY OF THIS INFORMATION AND TO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART IN ANY MANNER.

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

	Nominal	Min	Max
IHV/S3	1120mA	1090mA	1170mA (12W minimum)

Thunderbolt Connector B



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2018	
Thunderbolt Connector B			
Apple Inc.		DRAWING NUMBER: 051-0675	
NOTICE OF PROPRIETARY PROPERTY:		REVISION: 6.0.0	
THIS INFORMATION CONTAINS APPLE'S PROPRIETARY INFORMATION AND IS THE PROPERTY OF APPLE INC. THE PROPRIETOR REQUESTS THAT YOU: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		SEARCH: dvt	
		PAGE: 33 OF 119	
		SHEET: 32 OF 94	

D

C

B


A

D

C

B

A





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11750201	4	RES, 0OHM, 0201	L3570, L3571, L3573, L3574		

3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

SYNC MASTER-CLEAN 245		SYNC DATE=04/26/2015	
PAGE TITLE			
X29C CONNECTOR			
Apple Inc.		DRAWING NUMBER: 051-0675	REV: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS INFORMATION IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE FOLLOWING:		SEARCH 6.0.0	
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		PAGE: 35 OF 119	
		SHEET: 33 OF 94	







remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

CAMERA SENSOR



SYNC MASTER/CLEAN_V45 SYNC DATE=04/26/2015

Camera 2 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1) TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 1) NOT TO REPRODUCE OR COPY IT 1) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART BY ALL RIGHTS RESERVED

DATE: 051-0675


REVISION: 6.0.0

SEARCH: dvt


PAGE: 40 OF 119

DRAWN: 36 OF 94



USB Port Power Switch



USB/SMC Debug Mux



Left USB Port A



PAGE TITLE		SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
USB 3.0 CONNECTORS					
Apple Inc.		DESIGN NUMBER	051-0675	REV	D
		REVISION	6.0.0		
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	dvt		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHER'S AGREEMENT TO THE FOLLOWING:		PAGE	46 OF 119		
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		DRY	37 OF 94		
11 NOT TO REPRODUCE OR COPY IT					
12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
13 IN ALL RIGHTS RESERVED					

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

Keyboard Backlight Connector



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2013	
PAGE TITLE KEYBOARD/TRACKPAD (2 OF 2)			
Apple Inc.		DEVELOPMENT NUMBER 051-0675	REV D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING:		REVISION 6.0.0	SEARCH
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 49 OF 119	SEARCH
11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		SHEET 39 OF 94	SEARCH

8

7

6

5


4

3

2

1

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMC Interrupt can be active high or low, rename net accordingly. If SMC interrupt is not used, pull up to SMC rail.

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE: SMC			
Apple Inc.		DESIGN NUMBER:	051-0675
		REVISION:	D
		SEARCH:	6.0.0
		DATE:	dvt
		PAGE:	50 OF 119
		SHEET:	40 OF 94
<small> NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SOLELY FOR THE PERSONS AGREEING TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 11 ALL RIGHTS RESERVED </small>			

8

7

6

5

4


3

2


1

== -CHGR_A0CK == SMC_BC_A0CK ==	== SNET_ABP_GPIO == NC_SNET_ABP_GPIO ==
== HIBDR_ISENSE_OC == NC_HIBDR_ISENSE_OC ==	== SMC_SVS_LED == NC_SMC_SVS_LED ==
== SMC_ADC0 == SMC_CPUFG0_VSENSE ==	== MEM_EVENT_I == NC_MEM_EVENT_I ==
== SMC_ADC1 == SMC_CPUFG1_ISENSE ==	== SMC_ODD_DETECT == NC_SMC_ODD_DETECT ==
== SMC_ADC2 == SMC_CPU_HT_ISENSE ==	== IR_RX_OUT_BC == NC_IR_RX_OUT_BC ==
== SMC_ADC3 == SMC_CPU_VSENSE ==	== SVS_TTM_ONSWR == NC_SVS_TTM_ONSWR ==
== SMC_ADC4 == SMC_CPU_VSENSE ==	
== SMC_ADC5 == SMC_CPU_VSENSE ==	
== SMC_ADC6 == SMC_CPU_VSENSE ==	
== SMC_ADC7 == SMC_CPU_VSENSE ==	
== SMC_ADC8 == SMC_CPU_VSENSE ==	
== SMC_ADC9 == SMC_OTHERI3V3_H_ISENSE ==	
== SMC_ADC10 == SMC_P1V3EMEM_ISENSE ==	
== SMC_ADC11 == SMC_CPUDDR_ISENSE ==	
== SMC_ADC12 == SMC_LCOPRST_ISENSE ==	
== SMC_ADC13 == SMC_OTHERI3V3_H_ISENSE ==	
== SMC_ADC14 == SMC_CPUCORE_VSENSE ==	
== SMC_ADC15 == SMC_CPUCORE_ISENSE ==	
== SMC_ADC16 == NC_SMC_ADC16 ==	
== SMC_ADC17 == SMC_LCOPRST_ISENSE ==	
== SMC_ADC18 == SMC_CPU_FB_VSENSE ==	
== SMC_ADC19 == SMC_CPU_FB_ISENSE ==	
== SMC_ADC20 == SMC_S2_ISENSE ==	
== SMC_ADC21 == SMC_ABT1V0_VSENSE ==	
== SMC_ADC22 == SMC_X23_ISENSE ==	
== SMC_ADC23 == SMC_TST_ISENSE ==	
== SMBUS_SMC_4_ASP_SCL == NC_SMBUS_SMC_4_ASP_SCL ==	
== SMBUS_SMC_4_ASP_SDA == NC_SMBUS_SMC_4_ASP_SDA ==	
== SMBUS_SMC_3_SCL == NC_SMBUS_SMC_3_SCL ==	
== SMBUS_SMC_3_SDA == NC_SMBUS_SMC_3_SDA ==	
== SDV_RSL_PWM == NC_SDV_RSL_PWM ==	
== SMC_PMR_S4_DARK_I == SMC_PMR_S4_CONN_I ==	
== WAKE_S4 == -FBT_WAKE_I ==	


Spare S4 IRQ



Hall Effect pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY, PCB A HALL EFFECT, K99	J5250	CRITICAL	




SMC Project Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED

DISPATCH NUMBER: 051-0675	REV: D
REVISION: 6.0.0	
SEARCH: dvt	
PAGE: 52 OF 119	
SHEET: 42 OF 94	




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2015	
SMBus Connections			
Apple Inc.		DATE: 051-0675	REV: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS DOCUMENT IS UNCLASSIFIED. THE FORN DISSEMINATION OF THIS DOCUMENT IS STRICTLY PROHIBITED. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SEARCH: dvt	
		PAGE: 53 OF 119	
		SHEET: 43 OF 94	


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER



DC-IN (AMON) Current Sense Filter



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2018	
High Side Voltage and Current Sensing			
Apple Inc.		DATE	051-0675 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHER'S AGREEMENT OF THE FOLLOWING:		SEARCH	dvt
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 119
11 NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 94
12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13 ALL RIGHTS RESERVED			




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES, WTL, FILM, 0,5, 1/20W, 0201, SMD, LF	R5506		SENSOR_NONPROD:N

removed LCD BKLT Voltage Sensing

SYNC MASTER-CLEAN 245 SYNC DATE=04/26/2011

Load Side Voltage and Current Sensing	
Apple Inc.	DATE: 051-0675
NOTICE OF PROPRIETARY PROPERTY:	REVISION: 6.0.0
THIS DOCUMENT OR CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS DOCUMENT IS THE FURNISHER'S AGREEMENT OF THE FOLLOWING:	DATE: 55 OF 119
1. NOT TO REPRODUCE OR COPY IT	SHEET: 45 OF 94
2. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
3. ALL RIGHTS RESERVED	



C5601, C5631, C5600, C5681, C5671, C5618, C5642

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	7	RES,MTL,P11M,100K,5,1/20M,S201,0MD,LF			SENSOR_NONPROD:N

SYNC MASTER-CLEAN J45 SYNC DATE=04/26/2013

FORM TITLE: **Debug Sensors**

Apple Inc.

051-0675 D

6.0.0



NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE RECIPIENT AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART BY ANY RIGHTS RESERVED

dtv


56 OF 119

46 OF 94


GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK




DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY



X29 PROXIMITY




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE: Thermal Sensors			
Apple Inc.	DESIGN NUMBER:	051-0675	REV: D
	REVISION:	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH:	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHER'S AGREEMENT TO THE FOLLOWING:		PAGE:	58 OF 119
1) NOT TO REPRODUCE OR COPY IT		DRAWN:	47 OF 94
2) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
3) ALL RIGHTS RESERVED			




SYNC MASTER=CLEAN J45		SYNC DATE=06/23/2019	
PAGE TITLE Fan Connectors			
DRAWING NUMBER 051-0675		REV D	
REVISION 6.0.0		SEARCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORUMS AGREE TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1111 ALL RIGHTS RESERVED		PAGE dvt	
		PAGE 60 OF 119	
		PAGE 48 OF 94	

SPI Bus Series Termination




SMC12 SPI SUPPORT




NOTE: If HOLD* is asserted ROM will ignore SPI cycles in normal and dual-IO modes.

NOTE: Not all ROM APNs currently used support quad-IO. Also not compatible with Matt card ROM override. Quad-IO support is for experimentation only.

LPC+SPI Connector



SPI ROM



PAGE 11/11		SYNC DATE=04/26/2019	
SPI ROM / LPC+SPI Conn.			
Apple Inc.		DATE	REV
		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS DOCUMENT IS UNCLASSIFIED.		DATE	
		61 OF 119	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
11. NOT TO REPRODUCE OR COPY IT		49 OF 94	
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED			

8

7

6

5

4


3

2

1

AUDIO CODEC, ANALOG BLOCKS


APPLE P/N 35354080



4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456

PLACE XW6201 NEAR 5V SOURCE



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE: AUDIO: CODEC, ANALOG			
Apple Inc.		DESIGN NUMBER:	051-0675
		REVISION:	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		SEARCH:	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING:		PAGE:	62 OF 119
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		DRAWN:	50 OF 94
11 NOT TO REPRODUCE OR COPY IT			
12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13 ALL RIGHTS RESERVED			

8

7

6


5

4




3


2

1



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE AUDIO:CODEC, DIGITAL			
Apple Inc.		DATE 051-0675	REV D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		VERSION 6.0.0	SEARCH dvt
		PAGE 63 OF 119	SHEET 51 OF 94



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2018	
PAGE TITLE			
AUDIO: JACK			
 Apple Inc.	DESIGNING NUMBER	051-0675	REV
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING:		DATE	dvt
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	65 OF 119
11. NOT TO REPRODUCE OR COPY IT 12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13. ALL RIGHTS RESERVED		SHEET	53 OF 94

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLTS	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TRISTERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2	INPUT	HIGH = PG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = PG, LOW = MERRY
DPST CONTROL	GPIO4	OUTPUT	HIGH = DPSTA OPEN




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2015	
PAGE TITLE AUDIO: JACK TRANSLATORS			
Apple Inc.		DESIGN NUMBER 051-0675	REV D
NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING:		REVISION 6.0.0	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		AUTHOR dvt	
11. NOT TO REPRODUCE OR COPY IT		PAGE 66 OF 119	
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET 54 OF 94	
13. ALL RIGHTS RESERVED			




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PART TITLE			
CPUVR VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	
051-0675		REV	
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHING OF THIS DOCUMENT IN CONFIDENCE			
PAGE		73 OF 119	
SHEET		58 OF 94	

DDR3L (1V35 S3) REGULATOR




SYNC MASTER=CLEAN J34		SYNC DATE=04/26/2019	
PAGE TITLE 1.35V DDR3L SUPPLY			
DRAWING NUMBER 051-0675		REV D	
REVISION 6.0.0		SEARCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHER'S AGREEMENT OF THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		PAGE 74 OF 119	
		SHEET 59 OF 94	




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE 11/12			
5V / 3.3V Power Supply			
Apple Inc.		DESIGN NUMBER	051-0675
		REVISION	D
		SEARCH	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		DATE	dvt
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	75 OF 119
PROPERTY OF APPLE INC. AND IS UNCLASSIFIED		DRY	60 OF 94
UNLESS OTHERWISE INDICATED.			
THIS DOCUMENT IS UNCLASSIFIED			
DATE 04/26/2019			
BY 60322			
REASON FOR DECLASSIFICATION			
DATE 04/26/2019			
BY 60322			

1V05 S0 REGULATOR




SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2018	
PAGE TITLE			
1V05V POWER SUPPLY			
DRAWING NUMBER		REV	
051-0675		D	
REVISION		DATE	
6.0.0		dvt	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS EXPRESSLY LIMITED TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		76 OF 119	
NOT TO REPRODUCE OR COPY IT		SHEET	
NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 94	
© ALL RIGHTS RESERVED			

1.5V S0 Regulator



1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.






SYNC MASTER=CLEAN J45	SYNC DATE=04/26/2018
PAGE TITLE: Misc Power Supplies	
DESIGN NUMBER: 051-0675	REV: D
REVISION: 6.0.0	SEARCH: dtv
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORUMS AGREE TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED	PAGE: 78 OF 119
	SHEET: 63 OF 94




Power State Debug LEDs
(For development only)

Mobile System Power State Table




State	SMC ADAPTER EN	SMC PM G2 ENABLE	SMC S4 WAKESRC EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (RST)	X	1	1	1	1	1
Standby (S2AC)	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	0
Deep Sleep (S4S)	0	1	1	0	0	0
Deep Sleep (S4S)	0	1	1	0	0	0
Deep Sleep (S4S)	0	1	0	0	0	0
Deep Sleep (S4S)	0	1	0	0	0	0
Battery Off (S4S)	1	0	0	0	0	0
Battery Off (S4S)	1	0	0	0	0	0





CPUVCORE ENABLE




S0 Rail PGOOD Circuitry
(ISL Version in development)




1V5 S0 "PGOOD" Delay



CHGR VFR0 Generation




Unused PGOOD signals



WLAN Enable Generation

"WLAN" = ("S4" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S4 term is guaranteed by S4 pull-up on open-drain AP_PWR_EN signal.



SYNC MASTER=CLEAN J45 SYNC DATE=06/23/2018

Power Control 1/ENABLE

Apple Inc.

OS1-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY:


81 OF 119

65 OF 94

GPU Rail Sequencing


KEPLER GPU REQUIRES RAILS TO COME up in the following order:

- 1) GPU_3.3V
- 2) IPFX IOVDD - 1.8V
- 3) GPUVCORE
- 4) PEVDD/GDRDS 1.35V
- 5) PEVDD/Q OR IPFX IOVDD - 1.00V



NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS

EXT GPU PWRGD Pullup



NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.
 NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMEUX

PEG_R2D_P<0> through PEG_R2D_P<5>



PEG_R2D_P<3> through PEG_R2D_P<7>




PLACE R8210 - R8217 CLOSE TO U8000

PCIE TEST STRUCTURES (FOR LAB USE)

PEG_D2R_P<0> through PEG_D2R_P<4>




PEG_D2R_P<7>




PLACE R8220 - R8227 CLOSE TO U1000

SYNC MASTER-DD KEPLER		SYNC DATE=01/11/2013	
PAGE TITLE			
Power Sequencing EG/PCH S0			
DRAWING NUMBER		REV	
051-0675		D	
REVISION		SEARCH	
6.0.0		dvt	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING:			
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
11 NOT TO REPRODUCE OR COPY IT		82 OF 119	
11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
11 ALL RIGHTS RESERVED		66 OF 94	

LCD PANEL INTERFACE (eDP)



LCD Panel HPD & AUX strapping



CRITICAL
J8300
20525-130E-01
F-RT-2H

518S0829

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE eDP Display Connector			
DRAWING NUMBER 051-0675		REV D	
REVISION 6.0.0		SEARCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 13 ALL RIGHTS RESERVED		PAGE 83 OF 119	
DRAWN 67 OF 94		REV dvt	

Page Notes

Power aliases required by this page:
 - CPUV3_GPU_VDD33


Signal aliases required by this page:
 none

SW options provided by this page:
 none

OMIT_TABLE

U8400
 NV-GK107
 BGA
 (1 OF 10)

PEG_R2D_C_P<0>	C8420	0.22UF	1	2	PEG_R2D_P<0>	SW
PEG_R2D_C_N<0>	C8421	0.22UF	1	2	PEG_R2D_N<0>	SW
PEG_R2D_C_P<1>	C8422	0.22UF	1	2	PEG_R2D_P<1>	SW
PEG_R2D_C_N<1>	C8423	0.22UF	1	2	PEG_R2D_N<1>	SW
PEG_R2D_C_P<2>	C8424	0.22UF	1	2	PEG_R2D_P<2>	SW
PEG_R2D_C_N<2>	C8425	0.22UF	1	2	PEG_R2D_N<2>	SW
PEG_R2D_C_P<3>	C8426	0.22UF	1	2	PEG_R2D_P<3>	SW
PEG_R2D_C_N<3>	C8427	0.22UF	1	2	PEG_R2D_N<3>	SW
PEG_R2D_C_P<4>	C8428	0.22UF	1	2	PEG_R2D_P<4>	SW
PEG_R2D_C_N<4>	C8429	0.22UF	1	2	PEG_R2D_N<4>	SW
PEG_R2D_C_P<5>	C8430	0.22UF	1	2	PEG_R2D_P<5>	SW
PEG_R2D_C_N<5>	C8431	0.22UF	1	2	PEG_R2D_N<5>	SW
PEG_R2D_C_P<6>	C8432	0.22UF	1	2	PEG_R2D_P<6>	SW
PEG_R2D_C_N<6>	C8433	0.22UF	1	2	PEG_R2D_N<6>	SW
PEG_R2D_C_P<7>	C8434	0.22UF	1	2	PEG_R2D_P<7>	SW
PEG_R2D_C_N<7>	C8435	0.22UF	1	2	PEG_R2D_N<7>	SW
PEG_D2R_C_P<0>	C8455	0.22UF	1	2	PEG_D2R_P<0>	SW
PEG_D2R_C_N<0>	C8456	0.22UF	1	2	PEG_D2R_N<0>	SW
PEG_D2R_C_P<1>	C8457	0.22UF	1	2	PEG_D2R_P<1>	SW
PEG_D2R_C_N<1>	C8458	0.22UF	1	2	PEG_D2R_N<1>	SW
PEG_D2R_C_P<2>	C8459	0.22UF	1	2	PEG_D2R_P<2>	SW
PEG_D2R_C_N<2>	C8460	0.22UF	1	2	PEG_D2R_N<2>	SW
PEG_D2R_C_P<3>	C8461	0.22UF	1	2	PEG_D2R_P<3>	SW
PEG_D2R_C_N<3>	C8462	0.22UF	1	2	PEG_D2R_N<3>	SW
PEG_D2R_C_P<4>	C8463	0.22UF	1	2	PEG_D2R_P<4>	SW
PEG_D2R_C_N<4>	C8464	0.22UF	1	2	PEG_D2R_N<4>	SW
PEG_D2R_C_P<5>	C8465	0.22UF	1	2	PEG_D2R_P<5>	SW
PEG_D2R_C_N<5>	C8466	0.22UF	1	2	PEG_D2R_N<5>	SW
PEG_D2R_C_P<6>	C8467	0.22UF	1	2	PEG_D2R_P<6>	SW
PEG_D2R_C_N<6>	C8468	0.22UF	1	2	PEG_D2R_N<6>	SW
PEG_D2R_C_P<7>	C8469	0.22UF	1	2	PEG_D2R_P<7>	SW
PEG_D2R_C_N<7>	C8470	0.22UF	1	2	PEG_D2R_N<7>	SW



SYNC MASTER-D2 MIB		SYNC DATE=07/31/2015	
PAGE TITLE			
KEPLER PCI-E			
Apple Inc.		DRAWING NUMBER	051-0675
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	dvt
THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE RECIPIENT AGREES TO HOLD THIS INFORMATION IN STRICT CONFIDENCE AND TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	84 OF 119
IF NOT TO REPRODUCE OR COPY IT IN ANY MANNER OR PUBLISH IT IN WHOLE OR PART IN ANY MANNER		DRAWN	68 OF 94


Please Allowance required by this page:
 - PFCORE_GPU
 - PFCORE_GPU_POWER

Signal Allowance required by this page:
 @GPU
 @GPU2

SNR options provided by this page:
 @GPU
 @GPU2





OMIT_TABLE

U8400
 NV-GK107
 BGA
 (10 CP 10)



OMIT_TABLE

U8400
 NV-GK107
 BGA
 (7 CP 10)





GPU VCORE DE-COUPLING

NOTE: ATLEAST 2 GND VIAS & 2 POWER VIAS PER CAP

SYNC MASTER-DE MIB		SYNC DATE=07/31/2015	
PAGE TITLE			
KEPLER CORE/FB POWER			
Apple Inc.		DESIGN NUMBER	051-0675
		REVISION	6.0.0
		SEARCH	dvt
		PAGE	85 OF 119
		SHEET	69 OF 94
NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 11 ALL RIGHTS RESERVED			

Power aliases required by this page:
 -PFI1V3_GPU_FB_PLL_VDD
 -PFI1V3_GPU_FB_VDD
 -PFI1V3_GPU_FB_VDD

Signal aliases required by this page:
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100



KEPLER FRAME BUFFER I/F

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THIS INFORMATION CONTAINS APPLE'S PROPRIETARY AND CONFIDENTIAL INFORMATION AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.

1. NOT TO REPRODUCE OR COPY IT IN WHOLE OR PART

2. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

3. ALL RIGHTS RESERVED

REV: 051-0675

6.0.0

dvt

86 OF 119

70 OF 94

NOTE: QDDR5 MODE H MAPPING

U8400 NV-GK107 (1 OF 10)


U8400 NV-GK107 (2 OF 10)

FB VREF GEN (TEST ONLY)


FB PLL & DLL VDD

MEM VREF & VREFD SWITCH

KEPLER FRAME BUFFER I/F



NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINS APPLE'S PROPRIETARY AND CONFIDENTIAL INFORMATION AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC. 1. NOT TO REPRODUCE OR COPY IT IN WHOLE OR PART 2. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 3. ALL RIGHTS RESERVED



GPU FB SUPPLY

VOUT = 1.5V / 1.35V
 13A MAX OUTPUT
 F = 500 KHZ

GPIO(16)	VID1	VID0	FBVDD
0	0	1.5V	
1	0	1.35V	

GPU 1V05 SUPPLY

VOUT = 1.05V
 5.3A MAX OUTPUT
 F = 500 KHZ

1V05 GPU / 1V35 FB POWER SUPPLY	
DATE	051-0675
REVISION	6.0.0
SEARCH	dvt
PAGE	87 OF 119
SHEET	71 OF 94

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2










1

Page Notes

Power aliases required by this page:
 - PPIV35_VIS_DP_FB_VDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:



SYNC MASTER=D2 MLB SYNC DATE=07/31/2013

GDDR5 Frame Buffer A

Apple Inc.

OS1-0675

6.0.0











NOTICE OF PROPRIETARY PROPERTY:

88 OF 119







72 OF 94

Page Notes





Power aliases required by this page:
- PPIV35_V35_GPU_VDDQ
Signal aliases required by this page:
(OBSO)
BOM options provided by this page:
(OBSO)



Apple Inc. GDDR5 Frame Buffer B
NOTICE OF PROPRIETARY PROPERTY:
THIS DOCUMENT CONTAINS INFORMATION THAT IS THE PROPRIETARY PROPERTY OF APPLE INC.
1. TO MAINTAIN THE CONFIDENCE OF THIS DOCUMENT
1.1 NOT TO REPRODUCE OR COPY IT
1.2 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
1.3 ALL RIGHTS RESERVED
DATE: 07/31/2013
REV: 051-0675
PART: 89 OF 119
PAGE: 73 OF 94



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Die Rev	Strap
118S0230	1	RES, NP, 24.9KOHM, 1/120W, 0201, 1%	R9111		FB_2C_HYMNX_A_DIR	Hyntk	0x4
118S0280	1	RES, NP, 30.1KOHM, 1/120W, 0201, 1%	R9111		FB_2C_ELPIDA	ELPIDA	0x5
118S0013	1	RES, 10KOHM, 0201, 1%	R9111		FB_2C_HYMNX_29nm	Hyntk_29nm	0x1
118S0409	1	RES, 4.99 KOHM, 0201, 1%	R9111		FB_2C_ELPIDA_29nm	ELPIDA_29nm	0x0
118S0105	1	RES, 15.0 KOHM, 0201, 1%	R9111		FB_4G_HYMNIX		
118S0013	1	RES, 10KOHM, 0201, 1%	R9104		GK107:GK		
118S0315	1	RES, 34.8KOHM, 0201, 1%	R9115		GK107:GK		
118S0315	1	RES, 34.8KOHM, 0201, 1%	R9105		GK107:GT		
118S0013	1	RES, 10KOHM, 0201, 1%	R9114		GK107:GT		




KEPLER GPIOs, CLK & STRAPS		DATE
Apple Inc.		051-0675 D
NOTICE OF PROPRIETARY PROPERTY:		6.0.0
91 OF 119		dvt
75 OF 94		

Power Alliance required by this page:
 - PPIV05_GPU_PEX_PLLVDD
 - PPIV05_GPU_SP_PLLVDD
 - PPIV05_GPU_PEX_IOVDD


Signal Alliance required by this page:
 (None)

Net Alliance provided by this page:
 (None)



SYNC MASTER-D0 MIB		SYNC DATE=07/31/2010	
PAGE TITLE			
KEPLER PEX PWR/GNDS			
Apple Inc.		DATE	REV
		051-0675	D
		REVISION	
		6.0.0	
		author	dvt
		DATE	
		92 OF 119	
		DRY	
		76 OF 94	

NOTICE OF PROPRIETARY PROPERTY:
 THIS DOCUMENT CONTAINS HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 11 NOT TO REPRODUCE OR COPY IT
 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 1111 ALL RIGHTS RESERVED



SYNC MASTER-D2 M18 SYNC DATE=07/31/2015

PAGE TITLE


GFX IMVP VCore Regulator

Apple Inc. DATE: 051-0675 D


NOTICE OF PROPRIETARY PROPERTY: REVISION: 6.0.0

93 OF 119 AUTHOR: dvt

77 OF 94 DRAWN:



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE RIO Connectors			
DRAWING NUMBER 051-0675		REV D	
REVISION 6.0.0		SEARCH	
NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED		PAGE 95 OF 119	
		DREV 78 OF 94	



MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNC MASTER-CLEAN D2
 SYNC DATE=09/14/2015


PAGE TITLE
 eDP Muxed Graphics Support

Apple Inc.

051-0675
 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SOLELY FOR THE PERSONS AGREEING TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED

REVISING NUMBER: 051-0675
 REVISION: 6.0.0
 SEARCH: dvt
 PAGE: 97 OF 119
 SHEET: 80 OF 94



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE			
Power Aliases		DESIGN NUMBER	051-0675
Apple Inc.		REVITATION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS FOR THE PURPOSES OF THIS DOCUMENT IN CONFIDENCE.		SEARCH	dvt
IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		PAGE	100 OF 119
ALL RIGHTS RESERVED.		SHEET	81 OF 94

Display Aliases

```

11  __RDP_IG_PANEL_PWR == IG_LCD_PWR_EN 11
MAKE_BASE=TRUE
11  __RDP_IG_BKL_ON == IG_BKLT_EN 11
MAKE_BASE=TRUE

11  __DP_INT_IG_ML_P<3..0> == TP_DP_IG_A_MLP<3..0> 11
MAKE_BASE=TRUE
11  __DP_INT_IG_ML_N<3..0> == TP_DP_IG_A_MLN<3..0> 11
MAKE_BASE=TRUE
11  __DP_INT_IG_AUX_P == TP_DP_IG_A_AUXCHP 11
MAKE_BASE=TRUE
11  __DP_INT_IG_AUX_N == TP_DP_IG_A_AUXCHN 11
MAKE_BASE=TRUE

11  __DPA_IG_AUX_CH_P == TP_DP_IG_B_AUXCHP 11
MAKE_BASE=TRUE
11  __DPA_IG_AUX_CH_N == TP_DP_IG_B_AUXCHN 11
MAKE_BASE=TRUE
11  __DPB_IG_AUX_CH_P == TP_DP_IG_C_AUXCHP 11
MAKE_BASE=TRUE
11  __DPB_IG_AUX_CH_N == TP_DP_IG_C_AUXCHN 11
MAKE_BASE=TRUE

11  __DPA_IG_DDC_CLK == TP_DP_IG_B_DDC_CLK 11
MAKE_BASE=TRUE
11  __DPA_IG_DDC_DATA == TP_DP_IG_B_DDC_DATA 11
MAKE_BASE=TRUE
11  __DPB_IG_DDC_CLK == TP_DP_IG_C_DDC_CLK 11
MAKE_BASE=TRUE
11  __DPB_IG_DDC_DATA == TP_DP_IG_C_DDC_DATA 11
MAKE_BASE=TRUE

11  __DP_TRTSNKO_HPD_IG == TP_DP_IG_B_HPD 11
MAKE_BASE=TRUE
11  __DP_TRTSNKI_HPD_IG == TP_DP_IG_C_HPD 11
MAKE_BASE=TRUE

11  __DPMUX_UC_RX == DPMUX_UC_BOOT_RX 11
MAKE_BASE=TRUE
11  __DPMUX_UC_TX == DPMUX_UC_BOOT_TX 11
MAKE_BASE=TRUE

11  __EG_RESET_L == GPU_RESET_L 11
MAKE_BASE=TRUE
11  __PEG_CLKREQ0_L == EG_CLKREQ0_OUT_L 11
MAKE_BASE=TRUE

11  __DP_AUXCH_ISOL_L == DP_AUXIO_EN 11
MAKE_BASE=TRUE

```

CPU signals

```

11  __MEMUVTT_EN == __DDRVTT_EN 11
MAKE_BASE=TRUE


11  __PEG_D2R_P<7..0> == __PEG_D2R_P<7..0> 11
MAKE_BASE=TRUE
11  __PEG_D2R_N<7..0> == __PEG_D2R_N<7..0> 11
MAKE_BASE=TRUE
11  __PEG_R2D_C_P<7..0> == __PEG_R2D_C_P<7..0> 11
MAKE_BASE=TRUE
11  __PEG_R2D_C_N<7..0> == __PEG_R2D_C_N<7..0> 11
MAKE_BASE=TRUE

NC_PCIE_PEG_D2RP<15..12> == __PEG_D2R_P<15..12> 11
MAKE_BASE=TRUE NO_TEST=TRUE
NC_PCIE_PEG_D2RN<15..12> == __PEG_D2R_N<15..12> 11
MAKE_BASE=TRUE NO_TEST=TRUE
NC_PCIE_PEG_R2D_CP<15..12> == __PEG_R2D_C_P<15..12> 11
MAKE_BASE=TRUE NO_TEST=TRUE
NC_PCIE_PEG_R2D_CN<15..12> == __PEG_R2D_C_N<15..12> 11
MAKE_BASE=TRUE NO_TEST=TRUE

Thunderbolt Signals Through PEG
11  __PCIE_TBT_D2R_P<3..0> == __PEG_D2R_P<11..8> 11
MAKE_BASE=TRUE
11  __PCIE_TBT_D2R_N<3..0> == __PEG_D2R_N<11..8> 11
MAKE_BASE=TRUE
11  __PCIE_TBT_R2D_C_P<3..0> == __PEG_R2D_C_P<11..8> 11
MAKE_BASE=TRUE
11  __PCIE_TBT_R2D_C_N<3..0> == __PEG_R2D_C_N<11..8> 11
MAKE_BASE=TRUE

11  __PEG_CLK100M_N == TP_PCIE_CLK100M_GEUN 11
MAKE_BASE=TRUE
11  __PEG_CLK100M_P == TP_PCIE_CLK100M_GPEU 11
MAKE_BASE=TRUE

```



TP_P1V8GPU_EN == P1V8GPU_EN


Unused signals

- 11 BT_PWRST_L
- 11 MEM_VDD_SEL_1V5_L
- 11 FW_PWR_EN_PCH
- 11 WOL_EN
- 11 FW_PME_L
- 11 DP_TBT_SEL
- 11 ENET_MEDIA_SENSE_RDIV
- 11 AUD_IPHS_SWITCH_EN_PCH
- 11 AUD_IP_PERIPHERAL_DET
- 11 AUD_I2C_INT_L
- 11 TBT_GO2SX_BIDIR
- 11 DPMUX_UC_IRQ
- 11 PEG_CLKREQ0_L
- 11 ENET_CLKREQ0_L
- 11 ENET_LOW_PWR_PCH
- 11 HDMITBTMUX_SEL_TBT
- 11 SDCONN_OC_L

```

VOLTAGE MAKE_BASE
11  __PPVREF_S3_MEM_VREFD0_A == 0.675V TRUE PP0V75_S3_MEM_VREFD0_A
11  __PPVREF_S3_MEM_VREFD0_B == 0.675V TRUE PP0V75_S3_MEM_VREFD0_B
11  __PPVREF_S3_MEM_VREFCA_A == 0.675V TRUE PP0V75_S3_MEM_VREFCA_A
11  __PPVREF_S3_MEM_VREFCA_B == 0.675V TRUE PP0V75_S3_MEM_VREFCA_B

```



SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE			
<h2>Signal Aliases</h2>			
		DEVELOPMENT NUMBER	REV
		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING:		102 OF 119	
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
11. NOT TO REPRODUCE OR COPY IT			
12. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13. ALL RIGHTS RESERVED		82 OF 94	

Functional Test Points

8 7 6 5 4 3 2 1

J3501 - airport

```

FUNC TEST
TRIST AP_CLKREQ_O_L
TRIST AP_RESET_CONN_L
TRIST PCIE_AP_D2R_PT_N
TRIST PCIE_AP_D2R_PT_P
TRIST PCIE_AP_R2D_N
TRIST PCIE_AP_R2D_P
TRIST PCIE_CLK100M_AP_CONN_N
TRIST PCIE_CLK100M_AP_CONN_P
TRIST PCIE_WAKE_L
TRIST PP3V3_S3RS4_BT_F
TRIST PP3V3_WLAN
TRIST USB_BT_CONN_N
TRIST USB_BT_CONN_P
TRIST WIFIT_EVENT1_L
TRIST GND
    
```

J4002 - Camera

```

TRIST MIPI_CLK_CONN_N
TRIST MIPI_CLK_CONN_P
TRIST CAM_SENSOR_WAKE_L_CONN
TRIST MIPI_DATA_CONN_N
TRIST MIPI_DATA_CONN_P
TRIST =I2C_ALS_SDA
TRIST =I2C_ALS_SCL
TRIST I2C_CAM_SCK
TRIST I2C_CAM_SDA
TRIST PP5V_S3RS0_ALSCAM_F
TRIST GND
    
```

J9500 - rio coax

```

TRIST HDMI_CLK_N
TRIST HDMI_CLK_P
TRIST HDMI_DATA_N<0>
TRIST HDMI_DATA_N<1>
TRIST HDMI_DATA_N<2>
TRIST HDMI_DATA_P<0>
TRIST HDMI_DATA_P<1>
TRIST HDMI_DATA_P<2>
    
```

USB3

```

TRIST USB3_SD_D2R_N
TRIST USB3_SD_D2R_P
TRIST USB3_SD_R2D_C_N
TRIST USB3_SD_R2D_C_P
TRIST USB3_EXTB_D2R_N
TRIST USB3_EXTB_D2R_P
TRIST USB3_EXTB_R2D_N
TRIST USB3_EXTB_R2D_P
TRIST USB3_EXTB_N
TRIST USB3_EXTB_P
TRIST GND
    
```

J9510 - rio flex

```

TRIST SD_PWR_EN
TRIST PP1V5R1V3_S0_RIO
TRIST HDMI_DDC_CLK
TRIST HDMI_DDC_DATA
TRIST HDMI_HPD_I
TRIST SMBUS_PCH_CLK
TRIST SMBUS_PCH_DATA
TRIST PM_SLP_S3_BUP_L
TRIST PM_SLP_S4_L
TRIST PP3V3_S3
TRIST PP3V3_S4
TRIST PP5V_S4
TRIST RIO_SDCONN_STATE_CHANGE_L
TRIST USB_EXTB_OC_L
TRIST GND
    
```

J5150 - hall effect

```

TRIST PP3V4_G3H
TRIST SMC_L1D_R
TRIST GND
    
```

J6050 - left fan

```

TRIST FAN_LT_PWM
TRIST FAN_LT_TACH
TRIST PP5V_S0
TRIST GND
    
```

J6060 - right fan

```

TRIST FAN_RT_PWM
TRIST FAN_RT_TACH
TRIST PP5V_S0
TRIST GND
    
```

J6100 - lpc + spi

```

FUNC TEST
TRIST LPCPLUS_GPIO
TRIST LPCPLUS_RESET_L
TRIST LPC_AD<0>
TRIST LPC_AD<1>
TRIST LPC_AD<2>
TRIST LPC_AD<3>
TRIST LPC_CLK33M_LPCPLUS
TRIST LPC_FRAME_L
TRIST LPC_FRAME_M
TRIST LPC_SERRIO
TRIST PM_CLKRUN_L
TRIST PP5V_S0
TRIST SMC_RESET_L
TRIST SMC_ROMBOOT
TRIST SMC_RX_L
TRIST SMC_TCK
TRIST SMC_TDI
TRIST SMC_TDO
TRIST SMC_TMS
TRIST SMC_TX_L
TRIST SPIROM_USE_MLB
TRIST SPI_ALT_CLK
TRIST SPI_ALT_CS_L
TRIST SPI_ALT_MISO
TRIST SPI_ALT_MOSI
TRIST TP_SMC_MD1
TRIST TP_SMC_TRST_L
TRIST GND
    
```

J4800 - ipd flex

```

TRIST Z2_CS_L
TRIST Z2_MOSI
TRIST Z2_MISO
TRIST Z2_SCLK
TRIST Z2_HOST_INTN
TRIST Z2_CLKIN
TRIST Z2_KEY_ACT_L
TRIST PSOC_F_CS_L
TRIST PICKB_L
TRIST PSOC_MOSI
TRIST PSOC_MISO
TRIST PSOC_SCLK
TRIST =I2C_TPADD_SDA
TRIST SMC_L1D
TRIST SMC_T101_COM_1
TRIST =PP3V3_S4_TPADD
TRIST =PP5V_S5_TPADD
TRIST GND
    
```

J4813 - keyboard

```

TRIST PP3V3_S4
TRIST PP3V42_G3H
TRIST WS_CONTROL_KBD
TRIST WS_KBD1
TRIST WS_KBD10
TRIST WS_KBD11
TRIST WS_KBD12
TRIST WS_KBD13
TRIST WS_KBD14
TRIST WS_KBD15_CNP
TRIST WS_KBD16_NUM
TRIST WS_KBD17
TRIST WS_KBD18
TRIST WS_KBD19
TRIST WS_KBD2
TRIST WS_KBD20
TRIST WS_KBD21
TRIST WS_KBD22
TRIST WS_KBD23
TRIST WS_KBD3
TRIST WS_KBD4
TRIST WS_KBD5
TRIST WS_KBD6
TRIST WS_KBD7
TRIST WS_KBD8
TRIST WS_KBD9
TRIST WS_KBD_ONOFF_L
TRIST WS_LEFT_OPTION_KBD
TRIST WS_LEFT_SHIFT_KBD
TRIST GND
    
```

J4915 - kbd bklt

```

TRIST KBDKBLT_RETURN1
TRIST KBDKBLT_RETURN2
TRIST PPVOUT_S0_KBDKBLT
TRIST GND
    
```

J6701 - audio flex

```

FUNC TEST
TRIST AUD_HP_PORT_L
TRIST AUD_HP_PORT_R
TRIST AUD_SPDIF_OUT_JACK
TRIST AUD_TYPERST_INV
TRIST AUD_TYPERST
TRIST AUD_CONN_MIC_XM
TRIST CH_HS_MIC
TRIST PP3V3_S0
TRIST AUD_CONN_SIREVR_XM
TRIST US_HS_MIC
TRIST GND
    
```

J6601 - mic

```

TRIST MMIC_CLK3
TRIST PP3V3_S0
TRIST MMIC_SDA2
TRIST MMIC_SDA3
TRIST GND
    
```

J6602 - L speaker

```

TRIST SPERCONN_L_ID
TRIST SPERCONN_L_OUT_P
TRIST SPERCONN_SL_OUT_N
TRIST SPERCONN_SL_OUT_P
TRIST GND
    
```

J6603 - R speaker

```

TRIST SPERCONN_R_ID
TRIST SPERCONN_R_OUT_N
TRIST SPERCONN_R_OUT_P
TRIST SPERCONN_SR_OUT_N
TRIST SPERCONN_SR_OUT_P
TRIST GND
    
```

J7000 - DC PWR

```

TRIST ADAPTER_SENSE
TRIST PP20V_DCN_FUSE
TRIST GND
    
```

J7050 - battery

```

TRIST PPVBAT_CH_CONN
TRIST SMBUS_SMC_S_G3_SCL
TRIST SMBUS_SMC_S_G3_SDA
TRIST SYS_DETECT_L
TRIST GND
    
```

J8300 - eDP

```

TRIST DP_INT_AUX_N
TRIST DP_INT_AUX_P
TRIST DP_INT_ML_N<0>
TRIST DP_INT_ML_N<1>
TRIST DP_INT_ML_N<2>
TRIST DP_INT_ML_N<3>
TRIST DP_INT_ML_P<0>
TRIST DP_INT_ML_P<1>
TRIST DP_INT_ML_P<2>
TRIST DP_INT_ML_P<3>
TRIST LCD_PSS
TRIST LCD_HPD_CONN
TRIST LED_RETURN_1
TRIST LED_RETURN_2
TRIST LED_RETURN_3
TRIST LED_RETURN_4
TRIST LED_RETURN_5
TRIST LED_RETURN_6
TRIST PP5VR3V3_SW_LCD
TRIST PPVOUT_S0_LCDBKLT
TRIST GND
    
```

Power Rails

```

TRIST PM_SLP_S3_L
TRIST PPVTT_S0_DDR
TRIST PP3V3_S0
TRIST PP3V3_S3
TRIST PP3V3_S5
TRIST PP3V3_S5_AVREF_SMC
TRIST PP3V42_G3H
TRIST PP5V_S0
TRIST PP5V_S3
TRIST PP5V_S5
TRIST PPBUS_G3H
TRIST PPDCIN_G3H
TRIST PPVCC_S0_CPU
TRIST PPVTTDDR_S3
TRIST PP3V3_S0SW_SSD
TRIST PP1V5_S0
TRIST PP1V35_S3
    
```

XDP

```

TRIST XDP_CPU_TCK
TRIST XDP_PCH_TCK
TRIST XDP_CPU_TDI
TRIST XDP_CPU_TDO
TRIST XDP_CPU_TMS
TRIST XDP_CPU_TMS_L
TRIST XDP_PCH_TMS
TRIST XDP_PCH_TMS_L
TRIST XDP_PCH_TDI
TRIST XDP_PCH_TDO
TRIST XDP_CPU_PRES_I
TRIST XDP_CPU_PRES_J
TRIST PM_BMRST_L
TRIST PM_BMRST_R
TRIST PM_ECH_PWBOK
TRIST PM_SVRESET_I
TRIST CPU_CPS<3>
TRIST PP1V05_S0
TRIST GND
    
```

Power Sequence

```

TRIST SMC_ONOFF_L
TRIST PM_BSM_PWBOK
TRIST ALL_SYS_PWBOK
TRIST PM_PCH_SYS_PWBOK
TRIST PLT_RESET_L
TRIST LCD_PWR_EN
TRIST LCD_BKLT_EN
    
```

TPA401 A TPA402 A
PP5V A PP5V A
PP3V A PP3V A

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2015

Functional Test Points

Apple Inc.

OS1-0675

6.0.0

104 OF 119

83 OF 94

NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 11 ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1

NC NO_TESTS

PCH

Thunderbolt

PLACEABLE BEAD-PROBES FOR TBT

NO_TEST	MAKE_BASE	NC	USB3_SPARE_D2RN
11	TP_USB3_SPARE_D2RN	TRUE	NC_USB3_SPARE_D2RN
12	TP_USB3_SPARE_D2RP	TRUE	NC_USB3_SPARE_D2RP
13	TP_USB3_SPARE_R2D_CN	TRUE	NC_USB3_SPARE_R2D_CN
14	TP_USB3_SPARE_R2D_CP	TRUE	NC_USB3_SPARE_R2D_CP
15	USB3_EXTC_D2R_N	TRUE	NC_USB3_EXTC_D2RN
16	USB3_EXTC_D2R_P	TRUE	NC_USB3_EXTC_D2RP
17	USB3_EXTC_R2D_CN	TRUE	NC_USB3_EXTC_R2D_CN
18	USB3_EXTC_R2D_CP	TRUE	NC_USB3_EXTC_R2D_CP
19	USB3_EXTD_D2R_N	TRUE	NC_USB3_EXTD_D2RN
20	USB3_EXTD_D2R_P	TRUE	NC_USB3_EXTD_D2RP
21	USB3_EXTD_R2D_CN	TRUE	NC_USB3_EXTD_R2D_CN
22	USB3_EXTD_R2D_CP	TRUE	NC_USB3_EXTD_R2D_CP

NO_TEST	MAKE_BASE	NC	TBT_XTAL25OUT
31	TP_TBT_XTAL25OUT	TRUE	NC_TBT_XTAL25OUT
32	TP_DP_TBTSRC_ML_CP<3..0>	TRUE	NC_DP_TBTSRC_ML_CP<3..0>
33	TP_DP_TBTSRC_ML_CN<3..0>	TRUE	NC_DP_TBTSRC_ML_CN<3..0>
34	TP_DP_TBTSRC_AUXCH_CP	TRUE	NC_DP_TBTSRC_AUXCH_CP
35	TP_DP_TBTSRC_AUXCH_CN	TRUE	NC_DP_TBTSRC_AUXCH_CN

40	TBT_A_R2D_C_P<1>	CDSDM BEAD-PROBE	BPA535	NO_XNET_CONNECTION-TRUE
41	TBT_A_D2R_P<1>	CDSDM BEAD-PROBE	BPA531	NO_XNET_CONNECTION-TRUE
42	TBT_A_D2R_N<1>	CDSDM BEAD-PROBE	BPA532	NO_XNET_CONNECTION-TRUE

PCIE_ENET_D2RN	TRUE	NC_PCIE_ENET_D2RN
PCIE_ENET_D2RP	TRUE	NC_PCIE_ENET_D2RP
PCIE_ENET_R2D_CN	TRUE	NC_PCIE_ENET_R2D_CN
PCIE_ENET_R2D_CP	TRUE	NC_PCIE_ENET_R2D_CP

36	TP_DP_IG_D_AUXCHN	TRUE	NC_DP_IG_D_AUXCHN
37	TP_DP_IG_D_AUXCHP	TRUE	NC_DP_IG_D_AUXCHP

38	SATA_A_D2R_N	TRUE	NC_SATA_A_D2RN
39	SATA_A_D2R_P	TRUE	NC_SATA_A_D2RP
40	SATA_A_R2D_CN	TRUE	NC_SATA_A_R2D_CN
41	SATA_A_R2D_CP	TRUE	NC_SATA_A_R2D_CP
42	SATA_B_D2R_N	TRUE	NC_SATA_B_D2RN
43	SATA_B_D2R_P	TRUE	NC_SATA_B_D2RP
44	SATA_B_R2D_CN	TRUE	NC_SATA_B_R2D_CN
45	SATA_B_R2D_CP	TRUE	NC_SATA_B_R2D_CP
46	TP_SATA_ODD_D2RN	TRUE	NC_SATA_ODD_D2RN
47	TP_SATA_ODD_D2RP	TRUE	NC_SATA_ODD_D2RP
48	TP_SATA_ODD_R2D_CN	TRUE	NC_SATA_ODD_R2D_CN
49	TP_SATA_ODD_R2D_CP	TRUE	NC_SATA_ODD_R2D_CP
50	TP_SATA_D_D2RN	TRUE	NC_SATA_D_D2RN
51	TP_SATA_D_D2RP	TRUE	NC_SATA_D_D2RP
52	TP_SATA_D_R2D_CN	TRUE	NC_SATA_D_R2D_CN
53	TP_SATA_D_R2D_CP	TRUE	NC_SATA_D_R2D_CP
54	TP_SATA_F_D2RN	TRUE	NC_SATA_F_D2RN
55	TP_SATA_F_D2RP	TRUE	NC_SATA_F_D2RP
56	TP_SATA_F_R2D_CN	TRUE	NC_SATA_F_R2D_CN
57	TP_SATA_F_R2D_CP	TRUE	NC_SATA_F_R2D_CP

38	TP_PCIE_CLK100M_PESN	TRUE	NC_PCIE_CLK100M_PESN
39	TP_PCIE_CLK100M_PESP	TRUE	NC_PCIE_CLK100M_PESP
40	PCIE_CLK100M_ENETSND_N	TRUE	NC_PCIE_CLK100M_ENETSND_N
41	PCIE_CLK100M_ENETSND_P	TRUE	NC_PCIE_CLK100M_ENETSND_P
42	TP_PCIE_CLK100M_ENETN	TRUE	NC_PCIE_CLK100M_ENETN
43	TP_PCIE_CLK100M_ENETP	TRUE	NC_PCIE_CLK100M_ENETP
44	TP_PCIE_CLK100M_PEGBN	TRUE	NC_PCIE_CLK100M_PEGBN
45	TP_PCIE_CLK100M_PEGBP	TRUE	NC_PCIE_CLK100M_PEGBP
46	TP_PCIE_CLK100M_SNN	TRUE	NC_PCIE_CLK100M_SNN
47	TP_PCIE_CLK100M_SNP	TRUE	NC_PCIE_CLK100M_SNP
48	TP_PCH_GPIO64_CLKOUTFLEX0	TRUE	NC_PCH_GPIO64_CLKOUTFLEX0
49	TP_PCH_GPIO65_CLKOUTFLEX1	TRUE	NC_PCH_GPIO65_CLKOUTFLEX1
50	TP_PCH_GPIO66_CLKOUTFLEX2	TRUE	NC_PCH_GPIO66_CLKOUTFLEX2
51	TP_PCH_GPIO67_CLKOUTFLEX3	TRUE	NC_PCH_GPIO67_CLKOUTFLEX3

58	USB_EXTC_N	TRUE	NC_USB_EXTCN
59	USB_EXTC_P	TRUE	NC_USB_EXTCP
60	TP_USB_SDM	TRUE	NC_USB_SDN
61	TP_USB_SDP	TRUE	NC_USB_SDP
62	TP_USB_WLANN	TRUE	NC_USB_WLANN
63	TP_USB_WLANP	TRUE	NC_USB_WLANP
64	TP_USB_6N	TRUE	NC_USB_6N
65	TP_USB_6P	TRUE	NC_USB_6P
66	TP_USB_7N	TRUE	NC_USB_7N
67	TP_USB_7P	TRUE	NC_USB_7P
68	USB_EXTD_N	TRUE	NC_USB_EXTDN
69	USB_EXTD_P	TRUE	NC_USB_EXTDP
70	TP_USB_PSOCCN	TRUE	NC_USB_PSOCCN
71	TP_USB_PSOCCP	TRUE	NC_USB_PSOCCP
72	USB_IR_N	TRUE	NC_USB_IRN
73	USB_IR_P	TRUE	NC_USB_IRP

38	TP_USB_4N	TRUE	NC_USB_4N
39	TP_USB_4P	TRUE	NC_USB_4P


74	ITPXDP_CLK100M_N	TRUE	NC_ITPXDP_CLK100MN
75	ITPXDP_CLK100M_P	TRUE	NC_ITPXDP_CLK100MP
76	TP_PCI_PME_L	TRUE	NC_PCIE_PME_L
77	TP_PCI_CLK33M_OUT2	TRUE	NC_PCIE_CLK33M_OUT2
78	TP_PCI_CLK33M_OUT3	TRUE	NC_PCIE_CLK33M_OUT3
79	TP_HDA_SDIN1	TRUE	NC_HDA_SDIN1
80	TP_HDA_SDIN2	TRUE	NC_HDA_SDIN2
81	TP_HDA_SDIN3	TRUE	NC_HDA_SDIN3
82	TP_LPC_DREQ0_L	TRUE	NC_LPC_DREQ0_L
83	TP_CLINK_CLK	TRUE	NC_CLINK_CLK
84	TP_CLINK_DATA	TRUE	NC_CLINK_DATA
85	TP_CLINK_RESET_L	TRUE	NC_CLINK_RESET_L

86	PCIE_TBT_R2D_P<3..0>	TRUE	0.13.00
87	PCIE_TBT_R2D_N<3..0>	TRUE	0.13.00
88	PCIE_TBT_D2R_C_P<3..0>	TRUE	0.13.00
89	PCIE_TBT_D2R_C_N<3..0>	TRUE	0.13.00
90	DMI_S2N_P<3..1>	TRUE	0.13.00
91	DMI_S2N_N<3..1>	TRUE	0.13.00
92	DMI_N2S_P<3..1>	TRUE	0.13.00
93	DMI_N2S_N<3..1>	TRUE	0.13.00

94	EDP_IG_BKL_PWM	TRUE	NC_EDP_IG_BKL_PWM
----	----------------	------	-------------------

95	USB_SMC_P	TRUE	NC_USB_SMCP
96	USB_SMC_N	TRUE	NC_USB_SMCN

97	SMC_INTERFACE_2	TRUE	NC_SMC_INTERFACE_2
----	-----------------	------	--------------------

SYNC MASTER=CLEAN J345		SYNC DATE=04/26/2018	
PAGE TITLE			
NC & No Test			
 Apple Inc.		DEVELOPING NUMBER	REV D
		051-0675	
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	dvt
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND IS THE PROPERTY OF APPLE INC. THE FURNISHING OF THIS DOCUMENT IS THE PROPERTY OF APPLE INC. IT IS TO BE MAINTAINED IN CONFIDENCE AND NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		PAGE	105 OF 119
		SHEET	84 OF 94
© 2018 APPLE INC. ALL RIGHTS RESERVED.			

8	7	6	5	4	3	2	1
J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL or MM)	ALLBORD VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	14.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	-45_OHM_SE	-45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	-STANDARD	-STANDARD	-STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	-STANDARD	-STANDARD	-STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE_ADJ	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE_ADJ	*	Y	0.085 MM	0.085 MM	-STANDARD	-STANDARD	-STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27F4_OHM_SE	*	Y	0.186 MM	0.1 MM	-STANDARD	-STANDARD	-STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
72_OHM_DIFF	ISL3, ISL5, ISL6, ISL7, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM	0.120 MM	0.120 MM	0.120 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL5, ISL6, ISL7, ISL11	Y	0.096 MM	0.096 MM	0.126 MM	0.126 MM	0.126 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.096 MM	0.096 MM	0.126 MM	0.126 MM	0.126 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM	0.160 MM	0.160 MM	0.160 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
85_OHM_DIFF	ISL3, ISL5, ISL6, ISL7, ISL11	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM	0.125 MM	0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL5, ISL6, ISL7, ISL11	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM	0.180 MM	0.180 MM	0.180 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules
 Note: Outer dielectric is 0.058 mm nominal,
 Inner dielectric is 0.053 mm nominal.


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL1, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL3, ISL5, ISL6, ISL7, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=CLEAN J15		SYNC DATE=04/26/2015	
PCB Rule Definitions			
Apple Inc.		DATE	REV
		051-0675	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		SEARCH	dvt
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS DOCUMENT TO YOU IS CONFIDENTIAL AND IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	110 OF 119
11 NOT TO REPRODUCE OR COPY IT		SHEET	85 OF 94
12 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
13 BY ALL RIGHTS RESERVED			



SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_5SD	*	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF
SATA_37SE	*	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE
SATA_45SE	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_25AME	*	+3X_DIELECTRIC	?	SATA_25AME	TOP,BOTTOM	+4X_DIELECTRIC	?
SATA_TXRX	*	+6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	+10X_DIELECTRIC	?
SATA_20THER	*	+4X_DIELECTRIC	?	SATA_20THER	TOP,BOTTOM	+6X_DIELECTRIC	?
SATA_RCOMP	*	+6X_DIELECTRIC	?	SATA_RCOMP	TOP,BOTTOM	+10X_DIELECTRIC	?

NET_SPACING_TYPR1	NET_SPACING_TYPR2	AREA_TYPR	SPACING_RULE_SET
SATA_*	-SAME	*	SATA_25AME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_20THER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BB1AS	*	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
USB_5SD	*	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	+4X_DIELECTRIC	?	USB	TOP,BOTTOM	+6X_DIELECTRIC	?
USB_BB1AS	*	+6X_DIELECTRIC	?	USB_BB1AS	TOP,BOTTOM	+10X_DIELECTRIC	?
BT_NAME	*	+4X_DIELECTRIC	?	BT_NAME	TOP,BOTTOM	+6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_5SD	*	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF	+45_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_25AME	*	+3X_DIELECTRIC	?	USB3_25AME	TOP,BOTTOM	+4X_DIELECTRIC	?
USB3_TXRX	*	+6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	+10X_DIELECTRIC	?
USB3_20THER	*	+4X_DIELECTRIC	?	USB3_20THER	TOP,BOTTOM	+6X_DIELECTRIC	?

NET_SPACING_TYPR1	NET_SPACING_TYPR2	AREA_TYPR	SPACING_RULE_SET
USB3*	-SAME	*	USB3_25AME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_20THER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	-STANDARD	-STANDARD
CLK_25M_45S	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	+4X_DIELECTRIC	?
CLK_25M	*	+5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPR		
	PHYSICAL	SPACING	
NC_SATA_A_R2D_CP	SATA_R2D	SATA_R2D	NC_SATA_A_R2D_CP
NC_SATA_A_R2D_CN	SATA_R2D	SATA_R2D	NC_SATA_A_R2D_CN
NC_SATA_A_D2RP	SATA_D2R	SATA_D2R	NC_SATA_A_D2RP
NC_SATA_A_D2RN	SATA_D2R	SATA_D2R	NC_SATA_A_D2RN
NC_SATA_B_R2D_CP	SATA_R2D	SATA_R2D	NC_SATA_B_R2D_CP
NC_SATA_B_R2D_CN	SATA_R2D	SATA_R2D	NC_SATA_B_R2D_CN
NC_SATA_B_D2RP	SATA_D2R	SATA_D2R	NC_SATA_B_D2RP
NC_SATA_B_D2RN	SATA_D2R	SATA_D2R	NC_SATA_B_D2RN
PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP	PCH_SATA_RCOMP
USB_EXTN_P	USB_5SD	USB	USB_EXTN_P
USB_EXTN_N	USB_5SD	USB	USB_EXTN_N
USB_EXTN_MUXED_P	USB_5SD	USB	USB_EXTN_MUXED_P
USB_EXTN_MUXED_N	USB_5SD	USB	USB_EXTN_MUXED_N
USB_LTI_P	USB_5SD	USB	USB_LTI_P
USB_LTI_N	USB_5SD	USB	USB_LTI_N
NC_USB_EXTCP	USB_5SD	USB	NC_USB_EXTCP
NC_USB_EXTCN	USB_5SD	USB	NC_USB_EXTCN
NC_USB_SDP	USB_5SD	USB	NC_USB_SDP
NC_USB_SDN	USB_5SD	USB	NC_USB_SDN
SMC_DEHUGPRT_RX_I	CMH_45S	CMH_ITP	SMC_DEHUGPRT_RX_I
SMC_DEHUGPRT_TX_I	CMH_45S	CMH_ITP	SMC_DEHUGPRT_TX_I
USB_SMC_P	USB_5SD	USB	USB_SMC_P
USB_SMC_N	USB_5SD	USB	USB_SMC_N
NC_USB_6P	USB_5SD	USB	NC_USB_6P
NC_USB_6N	USB_5SD	USB	NC_USB_6N
NC_USB_7P	USB_5SD	USB	NC_USB_7P
NC_USB_7N	USB_5SD	USB	NC_USB_7N
USB_EXTR_P	USB_5SD	USB	USB_EXTR_P
USB_EXTR_N	USB_5SD	USB	USB_EXTR_N
NC_USB_EXTRP	USB_5SD	USB	NC_USB_EXTRP
NC_USB_EXTRN	USB_5SD	USB	NC_USB_EXTRN
USB_BT_P	USB_5SD	USB	USB_BT_P
USB_BT_N	USB_5SD	USB	USB_BT_N
USB_BT_CONN_P	USB_5SD	USB	USB_BT_CONN_P
USB_BT_CONN_N	USB_5SD	USB	USB_BT_CONN_N
NC_USB_IRP	USB_5SD	USB	NC_USB_IRP
NC_USB_IRN	USB_5SD	USB	NC_USB_IRN
USB_TPAD_P	USB_5SD	USB	USB_TPAD_P
USB_TPAD_N	USB_5SD	USB	USB_TPAD_N
USB_TPAD_R_P	USB_5SD	USB	USB_TPAD_R_P
USB_TPAD_R_N	USB_5SD	USB	USB_TPAD_R_N
PCH_USB_BB1AS	PCH_USB_BB1AS	USB_BB1AS	PCH_USB_BB1AS
USB3_EXTN_D2R_P	USB_5SD	USB3_D2R	USB3_EXTN_D2R_P
USB3_EXTN_D2R_N	USB_5SD	USB3_D2R	USB3_EXTN_D2R_N
USB3_EXTN_D2R_C_P	USB_5SD	USB3_D2R	USB3_EXTN_D2R_C_P
USB3_EXTN_D2R_C_N	USB_5SD	USB3_D2R	USB3_EXTN_D2R_C_N
USB3_EXTN_R2D_P	USB_5SD	USB3_R2D	USB3_EXTN_R2D_P
USB3_EXTN_R2D_N	USB_5SD	USB3_R2D	USB3_EXTN_R2D_N
USB3_EXTN_R2D_C_P	USB_5SD	USB3_R2D	USB3_EXTN_R2D_C_P
USB3_EXTN_R2D_C_N	USB_5SD	USB3_R2D	USB3_EXTN_R2D_C_N
USB3_EXTR_D2R_P	USB_5SD	USB3_D2R	USB3_EXTR_D2R_P
USB3_EXTR_D2R_N	USB_5SD	USB3_D2R	USB3_EXTR_D2R_N
USB3_EXTR_D2R_C_P	USB_5SD	USB3_D2R	USB3_EXTR_D2R_C_P
USB3_EXTR_D2R_C_N	USB_5SD	USB3_D2R	USB3_EXTR_D2R_C_N
USB3_EXTR_R2D_P	USB_5SD	USB3_R2D	USB3_EXTR_R2D_P
USB3_EXTR_R2D_N	USB_5SD	USB3_R2D	USB3_EXTR_R2D_N
USB3_EXTR_R2D_C_P	USB_5SD	USB3_R2D	USB3_EXTR_R2D_C_P
USB3_EXTR_R2D_C_N	USB_5SD	USB3_R2D	USB3_EXTR_R2D_C_N
NC_USB3_EXITC_D2RP	USB_5SD	USB3_D2R	NC_USB3_EXITC_D2RP
NC_USB3_EXITC_D2RN	USB_5SD	USB3_D2R	NC_USB3_EXITC_D2RN
NC_USB3_EXITC_R2D_CP	USB_5SD	USB3_R2D	NC_USB3_EXITC_R2D_CP
NC_USB3_EXITC_R2D_CN	USB_5SD	USB3_R2D	NC_USB3_EXITC_R2D_CN
NC_USB3_EXITD_D2RP	USB_5SD	USB3_D2R	NC_USB3_EXITD_D2RP
NC_USB3_EXITD_D2RN	USB_5SD	USB3_D2R	NC_USB3_EXITD_D2RN
NC_USB3_EXITD_R2D_CP	USB_5SD	USB3_R2D	NC_USB3_EXITD_R2D_CP
NC_USB3_EXITD_R2D_CN	USB_5SD	USB3_R2D	NC_USB3_EXITD_R2D_CN

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPR		
	PHYSICAL	SPACING	
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC
SYSCLK_CLK25M_SE	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SE
SYSCLK_CLK25M_SR_P	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SR_P
SYSCLK_CLK25M_CAMERA	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT
SYSCLK_CLK25M_TBT_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2015

Apple Inc.

6.0.0

112 OF 119

87 OF 94

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_455	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_455	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	7
CLK_LPC	*	8 MIL	7

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_455	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	+2x_DIELECTRIC	7

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_455	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	+2x_DIELECTRIC	7

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_455	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	7

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_455	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	*	+2x_DIELECTRIC	7	PCH_SE	TOP,BOTTOM	+3x_DIELECTRIC	7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_850	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
CLK_PCIE_850	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_20MM	*	+3x_DIELECTRIC	7
PCIE_TXRX	*	+6x_DIELECTRIC	7
PCIE_20OTHER	*	+4x_DIELECTRIC	7
PCIE_2CLK	*	+7x_DIELECTRIC	7
PCIECLK_20OTHER	*	+7x_DIELECTRIC	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_20MM	TOP,BOTTOM	+4x_DIELECTRIC	7
PCIE_TXRX	TOP,BOTTOM	+10x_DIELECTRIC	7
PCIE_20OTHER	TOP,BOTTOM	+6x_DIELECTRIC	7
PCIE_2CLK	TOP,BOTTOM	+10x_DIELECTRIC	7
PCIECLK_20OTHER	TOP,BOTTOM	+10x_DIELECTRIC	7

NET_SPACING_TYPER1	NET_SPACING_TYPER2	AREA_TYPER	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_20MM
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_20OTHER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE*	*	*	PCIECLK_20OTHER

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
LPC_AD	LPC_455	LPC	LPC AD<3..0>
LPC_FRAME_L	LPC_455	LPC	LPC FRAME L
LPC_RESET_L	LPC_455	LPC	LPC RESET L
SMBUS_PCH_CLK	SMB_455	SMB	SMBUS PCH CLK
SMBUS_PCH_DATA	SMB_455	SMB	SMBUS PCH DATA
SMBUS_PCH_0_CLK	SMB_455	SMB	SMB PCH 0 CLK
SMBUS_PCH_0_DATA	SMB_455	SMB	SMB PCH 0 DATA
SMBUS_PCH_1_CLK	SMB_455	SMB	SMB PCH 1 CLK
SMBUS_PCH_1_DATA	SMB_455	SMB	SMB PCH 1 DATA
HDA_BIT_CLK	HDA_455	HDA	HDA BIT_CLK
HDA_BIT_CLK_R	HDA_455	HDA	HDA BIT_CLK R
HDA_SYNC	HDA_455	HDA	HDA_SYNC
HDA_SYNC_R	HDA_455	HDA	HDA_SYNC R
HDA_RST_L	HDA_455	HDA	HDA_RST_L
HDA_RST_R	HDA_455	HDA	HDA_RST_R
HDA_SDOUT0	HDA_455	HDA	HDA_SDOUT0
HDA_SDOUT1	HDA_455	HDA	HDA_SDOUT1
HDA_SDOUT2	HDA_455	HDA	HDA_SDOUT2
HDA_SDOUT3	HDA_455	HDA	HDA_SDOUT3
HDA_SDOUT4	HDA_455	HDA	HDA_SDOUT4
HDA_SDOUT5	HDA_455	HDA	HDA_SDOUT5
HDA_SDOUT6	HDA_455	HDA	HDA_SDOUT6
HDA_SDOUT7	HDA_455	HDA	HDA_SDOUT7
HDA_SDOUT8	HDA_455	HDA	HDA_SDOUT8
HDA_SDOUT9	HDA_455	HDA	HDA_SDOUT9
HDA_SDOUT10	HDA_455	HDA	HDA_SDOUT10
HDA_SDOUT11	HDA_455	HDA	HDA_SDOUT11
HDA_SDOUT12	HDA_455	HDA	HDA_SDOUT12
HDA_SDOUT13	HDA_455	HDA	HDA_SDOUT13
HDA_SDOUT14	HDA_455	HDA	HDA_SDOUT14
HDA_SDOUT15	HDA_455	HDA	HDA_SDOUT15
HDA_SDOUT16	HDA_455	HDA	HDA_SDOUT16
HDA_SDOUT17	HDA_455	HDA	HDA_SDOUT17
HDA_SDOUT18	HDA_455	HDA	HDA_SDOUT18
HDA_SDOUT19	HDA_455	HDA	HDA_SDOUT19
HDA_SDOUT20	HDA_455	HDA	HDA_SDOUT20
HDA_SDOUT21	HDA_455	HDA	HDA_SDOUT21
HDA_SDOUT22	HDA_455	HDA	HDA_SDOUT22
HDA_SDOUT23	HDA_455	HDA	HDA_SDOUT23
HDA_SDOUT24	HDA_455	HDA	HDA_SDOUT24
HDA_SDOUT25	HDA_455	HDA	HDA_SDOUT25
HDA_SDOUT26	HDA_455	HDA	HDA_SDOUT26
HDA_SDOUT27	HDA_455	HDA	HDA_SDOUT27
HDA_SDOUT28	HDA_455	HDA	HDA_SDOUT28
HDA_SDOUT29	HDA_455	HDA	HDA_SDOUT29
HDA_SDOUT30	HDA_455	HDA	HDA_SDOUT30
HDA_SDOUT31	HDA_455	HDA	HDA_SDOUT31
HDA_SDOUT32	HDA_455	HDA	HDA_SDOUT32
HDA_SDOUT33	HDA_455	HDA	HDA_SDOUT33
HDA_SDOUT34	HDA_455	HDA	HDA_SDOUT34
HDA_SDOUT35	HDA_455	HDA	HDA_SDOUT35
HDA_SDOUT36	HDA_455	HDA	HDA_SDOUT36
HDA_SDOUT37	HDA_455	HDA	HDA_SDOUT37
HDA_SDOUT38	HDA_455	HDA	HDA_SDOUT38
HDA_SDOUT39	HDA_455	HDA	HDA_SDOUT39
HDA_SDOUT40	HDA_455	HDA	HDA_SDOUT40
HDA_SDOUT41	HDA_455	HDA	HDA_SDOUT41
HDA_SDOUT42	HDA_455	HDA	HDA_SDOUT42
HDA_SDOUT43	HDA_455	HDA	HDA_SDOUT43
HDA_SDOUT44	HDA_455	HDA	HDA_SDOUT44
HDA_SDOUT45	HDA_455	HDA	HDA_SDOUT45
HDA_SDOUT46	HDA_455	HDA	HDA_SDOUT46
HDA_SDOUT47	HDA_455	HDA	HDA_SDOUT47
HDA_SDOUT48	HDA_455	HDA	HDA_SDOUT48
HDA_SDOUT49	HDA_455	HDA	HDA_SDOUT49
HDA_SDOUT50	HDA_455	HDA	HDA_SDOUT50
HDA_SDOUT51	HDA_455	HDA	HDA_SDOUT51
HDA_SDOUT52	HDA_455	HDA	HDA_SDOUT52
HDA_SDOUT53	HDA_455	HDA	HDA_SDOUT53
HDA_SDOUT54	HDA_455	HDA	HDA_SDOUT54
HDA_SDOUT55	HDA_455	HDA	HDA_SDOUT55
HDA_SDOUT56	HDA_455	HDA	HDA_SDOUT56
HDA_SDOUT57	HDA_455	HDA	HDA_SDOUT57
HDA_SDOUT58	HDA_455	HDA	HDA_SDOUT58
HDA_SDOUT59	HDA_455	HDA	HDA_SDOUT59
HDA_SDOUT60	HDA_455	HDA	HDA_SDOUT60
HDA_SDOUT61	HDA_455	HDA	HDA_SDOUT61
HDA_SDOUT62	HDA_455	HDA	HDA_SDOUT62
HDA_SDOUT63	HDA_455	HDA	HDA_SDOUT63
HDA_SDOUT64	HDA_455	HDA	HDA_SDOUT64
HDA_SDOUT65	HDA_455	HDA	HDA_SDOUT65
HDA_SDOUT66	HDA_455	HDA	HDA_SDOUT66
HDA_SDOUT67	HDA_455	HDA	HDA_SDOUT67
HDA_SDOUT68	HDA_455	HDA	HDA_SDOUT68
HDA_SDOUT69	HDA_455	HDA	HDA_SDOUT69
HDA_SDOUT70	HDA_455	HDA	HDA_SDOUT70
HDA_SDOUT71	HDA_455	HDA	HDA_SDOUT71
HDA_SDOUT72	HDA_455	HDA	HDA_SDOUT72
HDA_SDOUT73	HDA_455	HDA	HDA_SDOUT73
HDA_SDOUT74	HDA_455	HDA	HDA_SDOUT74
HDA_SDOUT75	HDA_455	HDA	HDA_SDOUT75
HDA_SDOUT76	HDA_455	HDA	HDA_SDOUT76
HDA_SDOUT77	HDA_455	HDA	HDA_SDOUT77
HDA_SDOUT78	HDA_455	HDA	HDA_SDOUT78
HDA_SDOUT79	HDA_455	HDA	HDA_SDOUT79
HDA_SDOUT80	HDA_455	HDA	HDA_SDOUT80
HDA_SDOUT81	HDA_455	HDA	HDA_SDOUT81
HDA_SDOUT82	HDA_455	HDA	HDA_SDOUT82
HDA_SDOUT83	HDA_455	HDA	HDA_SDOUT83
HDA_SDOUT84	HDA_455	HDA	HDA_SDOUT84
HDA_SDOUT85	HDA_455	HDA	HDA_SDOUT85
HDA_SDOUT86	HDA_455	HDA	HDA_SDOUT86
HDA_SDOUT87	HDA_455	HDA	HDA_SDOUT87
HDA_SDOUT88	HDA_455	HDA	HDA_SDOUT88
HDA_SDOUT89	HDA_455	HDA	HDA_SDOUT89
HDA_SDOUT90	HDA_455	HDA	HDA_SDOUT90
HDA_SDOUT91	HDA_455	HDA	HDA_SDOUT91
HDA_SDOUT92	HDA_455	HDA	HDA_SDOUT92
HDA_SDOUT93	HDA_455	HDA	HDA_SDOUT93
HDA_SDOUT94	HDA_455	HDA	HDA_SDOUT94
HDA_SDOUT95	HDA_455	HDA	HDA_SDOUT95
HDA_SDOUT96	HDA_455	HDA	HDA_SDOUT96
HDA_SDOUT97	HDA_455	HDA	HDA_SDOUT97
HDA_SDOUT98	HDA_455	HDA	HDA_SDOUT98
HDA_SDOUT99	HDA_455	HDA	HDA_SDOUT99
HDA_SDOUT100	HDA_455	HDA	HDA_SDOUT100
HDA_SDOUT101	HDA_455	HDA	HDA_SDOUT101
HDA_SDOUT102	HDA_455	HDA	HDA_SDOUT102
HDA_SDOUT103	HDA_455	HDA	HDA_SDOUT103
HDA_SDOUT104	HDA_455	HDA	HDA_SDOUT104
HDA_SDOUT105	HDA_455	HDA	HDA_SDOUT105
HDA_SDOUT106	HDA_455	HDA	HDA_SDOUT106
HDA_SDOUT107	HDA_455	HDA	HDA_SDOUT107
HDA_SDOUT108	HDA_455	HDA	HDA_SDOUT108
HDA_SDOUT109	HDA_455	HDA	HDA_SDOUT109
HDA_SDOUT110	HDA_455	HDA	HDA_SDOUT110
HDA_SDOUT111	HDA_455	HDA	HDA_SDOUT111
HDA_SDOUT112	HDA_455	HDA	HDA_SDOUT112
HDA_SDOUT113	HDA_455	HDA	HDA_SDOUT113
HDA_SDOUT114	HDA_455	HDA	HDA_SDOUT114
HDA_SDOUT115	HDA_455	HDA	HDA_SDOUT115
HDA_SDOUT116	HDA_455	HDA	HDA_SDOUT116
HDA_SDOUT117	HDA_455	HDA	HDA_SDOUT117
HDA_SDOUT118	HDA_455	HDA	HDA_SDOUT118
HDA_SDOUT119	HDA_455	HDA	HDA_SDOUT119
HDA_SDOUT120	HDA_455	HDA	HDA_SDOUT120
HDA_SDOUT121	HDA_455	HDA	HDA_SDOUT121
HDA_SDOUT122	HDA_455	HDA	HDA_SDOUT122
HDA_SDOUT123	HDA_455	HDA	HDA_SDOUT123
HDA_SDOUT124	HDA_455	HDA	HDA_SDOUT124
HDA_SDOUT125	HDA_455	HDA	HDA_SDOUT125
HDA_SDOUT126	HDA_455	HDA	HDA_SDOUT126
HDA_SDOUT127	HDA_455	HDA	HDA_SDOUT127
HDA_SDOUT128	HDA_455	HDA	HDA_SDOUT128
HDA_SDOUT129	HDA_455	HDA	HDA_SDOUT129
HDA_SDOUT130	HDA_455	HDA	HDA_SDOUT130
HDA_SDOUT131	HDA_455	HDA	HDA_SDOUT131
HDA_SDOUT132	HDA_455	HDA	HDA_SDOUT132
HDA_SDOUT133	HDA_455	HDA	HDA_SDOUT133
HDA_SDOUT134	HDA_455	HDA	HDA_SDOUT134
HDA_SDOUT135	HDA_455	HDA	HDA_SDOUT135
HDA_SDOUT136	HDA_455	HDA	HDA_SDOUT136
HDA_SDOUT137	HDA_455	HDA	HDA_SDOUT137
HDA_SDOUT138	HDA_455	HDA	HDA_SDOUT138
HDA_SDOUT139	HDA_455	HDA	HDA_SDOUT139
HDA_SDOUT140	HDA_455	HDA	HDA_SDOUT140
HDA_SDOUT141	HDA_455	HDA	HDA_SDOUT141
HDA_SDOUT142	HDA_455	HDA	HDA_SDOUT142
HDA_SDOUT143	HDA_455	HDA	HDA_SDOUT143
HDA_SDOUT144	HDA_455	HDA	HDA_SDOUT144
HDA_SDOUT145	HDA_455	HDA	HDA_SDOUT145
HDA_SDOUT146	HDA_455	HDA	HDA_SDOUT146
HDA_SDOUT147	HDA_455	HDA	HDA_SDOUT147
HDA_SDOUT148	HDA_455	HDA	HDA_SDOUT148
HDA_SDOUT149	HDA_455	HDA	HDA_SDOUT149
HDA_SDOUT150	HDA_455	HDA	HDA_SDOUT150
HDA_SDOUT151	HDA_455	HDA	HDA_SDOUT151
HDA_SDOUT152	HDA_455	HDA	HDA_SDOUT152
HDA_SDOUT153	HDA_455	HDA	HDA_SDOUT153
HDA_SDOUT154	HDA_455	HDA	HDA_SDOUT154
HDA_SDOUT155	HDA_455	HDA	HDA_SDOUT155
HDA_SDOUT156	HDA_455	HDA	HDA_SDOUT156
HDA_SDOUT157	HDA_455	HDA	HDA_SDOUT157
HDA_SDOUT158	HDA_455	HDA	HDA_SDOUT158
HDA_SDOUT159	HDA_455	HDA	HDA_SDOUT159
HDA_SDOUT160	HDA_455	HDA	HDA_SDOUT160
HDA_SDOUT161	HDA_455	HDA	HDA_SDOUT161
HDA_SDOUT162	HDA_455	HDA	HDA_SDOUT162
HDA_SDOUT163	HDA_455	HDA	HDA_SDOUT163
HDA_SDOUT164	HDA_455	HDA	HDA_SDOUT164
HDA_SDOUT165	HDA_455	HDA	HDA_SDOUT165
HDA_SDOUT166	HDA_455	HDA	HDA_SDOUT166
HDA_SDOUT167	HDA_455	HDA	HDA_SDOUT167
HDA_SDOUT168	HDA_455	HDA	HDA_SDOUT168
HDA_SDOUT169	HDA_455	HDA	HDA_SDOUT169
HDA_SDOUT170	HDA_455	HDA	HDA_SDOUT170
HDA_SDOUT171	HDA_455	HDA	HDA_SDOUT171
HDA_SDOUT172	HDA_455	HDA	HDA_SDOUT172
HDA_SDOUT173	HDA_455	HDA	HDA_SDOUT173
HDA_SDOUT174	HDA_455	HDA	HDA_SDOUT174
HDA_SDOUT175	HDA_455	HDA	HDA_SDOUT175
HDA_SDOUT176	HDA_455	HDA	HDA_SDOUT176
HDA_SDOUT177	HDA_455	HDA	HDA_SDOUT177
HDA_SDOUT178	HDA_455	HDA	HDA_SDOUT178
HDA_SDOUT179	HDA_455	HDA	HDA_SDOUT179
HDA_SDOUT180	HDA_455	HDA	HDA_SDOUT180
HDA_SDOUT181	HDA_455	HDA	HDA_SDOUT181
HDA_SDOUT182	HDA_455	HDA	HDA_SDOUT182
HDA_SDOUT183	HDA_455	HDA	HDA_SDOUT183
HDA_SDOUT184	HDA_455	HDA	HDA_SDOUT184
HDA_SDOUT185	HDA_455	HDA	HDA_SDOUT185
HDA_SDOUT186	HDA_455	HDA	HDA_SDOUT186
HDA_SDOUT187	HDA_455	HDA	HDA_SDOUT187
HDA_SDOUT188	HDA_455	HDA	HDA_SDOUT188
HDA_SDOUT189	HDA_455	HDA	HDA_SDOUT189
HDA_SDOUT190	HDA_455	HDA	HDA_SDOUT190
HDA_SDOUT191	HDA_455	HDA	HDA_SDOUT191
HDA_SDOUT192	HDA_455	HDA	HDA_SDOUT192
HDA_SDOUT193	HDA_455	HDA	

PHYSICAL_RULE_SET	LAYER	ALLOW NOTCH ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_378	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_408	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CLK2	MEM_72D	MEM_CLK
MEM_A_CLK2	MEM_72D	MEM_CLK
MEM_A_CLK3	MEM_72D	MEM_CLK
MEM_A_CLK3	MEM_72D	MEM_CLK
MEM_A_CLK4	MEM_72D	MEM_CLK
MEM_A_CLK4	MEM_72D	MEM_CLK
MEM_A_CLK5	MEM_72D	MEM_CLK
MEM_A_CLK5	MEM_72D	MEM_CLK
MEM_A_CLK6	MEM_72D	MEM_CLK
MEM_A_CLK6	MEM_72D	MEM_CLK
MEM_A_CLK7	MEM_72D	MEM_CLK
MEM_A_CLK7	MEM_72D	MEM_CLK
MEM_A_CLK8	MEM_72D	MEM_CLK
MEM_A_CLK8	MEM_72D	MEM_CLK
MEM_A_CLK9	MEM_72D	MEM_CLK
MEM_A_CLK9	MEM_72D	MEM_CLK
MEM_A_CLK10	MEM_72D	MEM_CLK
MEM_A_CLK10	MEM_72D	MEM_CLK
MEM_A_CLK11	MEM_72D	MEM_CLK
MEM_A_CLK11	MEM_72D	MEM_CLK
MEM_A_CLK12	MEM_72D	MEM_CLK
MEM_A_CLK12	MEM_72D	MEM_CLK
MEM_A_CLK13	MEM_72D	MEM_CLK
MEM_A_CLK13	MEM_72D	MEM_CLK
MEM_A_CLK14	MEM_72D	MEM_CLK
MEM_A_CLK14	MEM_72D	MEM_CLK
MEM_A_CLK15	MEM_72D	MEM_CLK
MEM_A_CLK15	MEM_72D	MEM_CLK
MEM_A_CLK16	MEM_72D	MEM_CLK
MEM_A_CLK16	MEM_72D	MEM_CLK
MEM_A_CLK17	MEM_72D	MEM_CLK
MEM_A_CLK17	MEM_72D	MEM_CLK
MEM_A_CLK18	MEM_72D	MEM_CLK
MEM_A_CLK18	MEM_72D	MEM_CLK
MEM_A_CLK19	MEM_72D	MEM_CLK
MEM_A_CLK19	MEM_72D	MEM_CLK
MEM_A_CLK20	MEM_72D	MEM_CLK
MEM_A_CLK20	MEM_72D	MEM_CLK
MEM_A_CLK21	MEM_72D	MEM_CLK
MEM_A_CLK21	MEM_72D	MEM_CLK
MEM_A_CLK22	MEM_72D	MEM_CLK
MEM_A_CLK22	MEM_72D	MEM_CLK
MEM_A_CLK23	MEM_72D	MEM_CLK
MEM_A_CLK23	MEM_72D	MEM_CLK
MEM_A_CLK24	MEM_72D	MEM_CLK
MEM_A_CLK24	MEM_72D	MEM_CLK
MEM_A_CLK25	MEM_72D	MEM_CLK
MEM_A_CLK25	MEM_72D	MEM_CLK
MEM_A_CLK26	MEM_72D	MEM_CLK
MEM_A_CLK26	MEM_72D	MEM_CLK
MEM_A_CLK27	MEM_72D	MEM_CLK
MEM_A_CLK27	MEM_72D	MEM_CLK
MEM_A_CLK28	MEM_72D	MEM_CLK
MEM_A_CLK28	MEM_72D	MEM_CLK
MEM_A_CLK29	MEM_72D	MEM_CLK
MEM_A_CLK29	MEM_72D	MEM_CLK
MEM_A_CLK30	MEM_72D	MEM_CLK
MEM_A_CLK30	MEM_72D	MEM_CLK
MEM_A_CLK31	MEM_72D	MEM_CLK
MEM_A_CLK31	MEM_72D	MEM_CLK
MEM_A_CLK32	MEM_72D	MEM_CLK
MEM_A_CLK32	MEM_72D	MEM_CLK
MEM_A_CLK33	MEM_72D	MEM_CLK
MEM_A_CLK33	MEM_72D	MEM_CLK
MEM_A_CLK34	MEM_72D	MEM_CLK
MEM_A_CLK34	MEM_72D	MEM_CLK
MEM_A_CLK35	MEM_72D	MEM_CLK
MEM_A_CLK35	MEM_72D	MEM_CLK
MEM_A_CLK36	MEM_72D	MEM_CLK
MEM_A_CLK36	MEM_72D	MEM_CLK
MEM_A_CLK37	MEM_72D	MEM_CLK
MEM_A_CLK37	MEM_72D	MEM_CLK
MEM_A_CLK38	MEM_72D	MEM_CLK
MEM_A_CLK38	MEM_72D	MEM_CLK
MEM_A_CLK39	MEM_72D	MEM_CLK
MEM_A_CLK39	MEM_72D	MEM_CLK
MEM_A_CLK40	MEM_72D	MEM_CLK
MEM_A_CLK40	MEM_72D	MEM_CLK
MEM_A_CLK41	MEM_72D	MEM_CLK
MEM_A_CLK41	MEM_72D	MEM_CLK
MEM_A_CLK42	MEM_72D	MEM_CLK
MEM_A_CLK42	MEM_72D	MEM_CLK
MEM_A_CLK43	MEM_72D	MEM_CLK
MEM_A_CLK43	MEM_72D	MEM_CLK
MEM_A_CLK44	MEM_72D	MEM_CLK
MEM_A_CLK44	MEM_72D	MEM_CLK
MEM_A_CLK45	MEM_72D	MEM_CLK
MEM_A_CLK45	MEM_72D	MEM_CLK
MEM_A_CLK46	MEM_72D	MEM_CLK
MEM_A_CLK46	MEM_72D	MEM_CLK
MEM_A_CLK47	MEM_72D	MEM_CLK
MEM_A_CLK47	MEM_72D	MEM_CLK
MEM_A_CLK48	MEM_72D	MEM_CLK
MEM_A_CLK48	MEM_72D	MEM_CLK
MEM_A_CLK49	MEM_72D	MEM_CLK
MEM_A_CLK49	MEM_72D	MEM_CLK
MEM_A_CLK50	MEM_72D	MEM_CLK
MEM_A_CLK50	MEM_72D	MEM_CLK
MEM_A_CLK51	MEM_72D	MEM_CLK
MEM_A_CLK51	MEM_72D	MEM_CLK
MEM_A_CLK52	MEM_72D	MEM_CLK
MEM_A_CLK52	MEM_72D	MEM_CLK
MEM_A_CLK53	MEM_72D	MEM_CLK
MEM_A_CLK53	MEM_72D	MEM_CLK
MEM_A_CLK54	MEM_72D	MEM_CLK
MEM_A_CLK54	MEM_72D	MEM_CLK
MEM_A_CLK55	MEM_72D	MEM_CLK
MEM_A_CLK55	MEM_72D	MEM_CLK
MEM_A_CLK56	MEM_72D	MEM_CLK
MEM_A_CLK56	MEM_72D	MEM_CLK
MEM_A_CLK57	MEM_72D	MEM_CLK
MEM_A_CLK57	MEM_72D	MEM_CLK
MEM_A_CLK58	MEM_72D	MEM_CLK
MEM_A_CLK58	MEM_72D	MEM_CLK
MEM_A_CLK59	MEM_72D	MEM_CLK
MEM_A_CLK59	MEM_72D	MEM_CLK
MEM_A_CLK60	MEM_72D	MEM_CLK
MEM_A_CLK60	MEM_72D	MEM_CLK
MEM_A_CLK61	MEM_72D	MEM_CLK
MEM_A_CLK61	MEM_72D	MEM_CLK
MEM_A_CLK62	MEM_72D	MEM_CLK
MEM_A_CLK62	MEM_72D	MEM_CLK
MEM_A_CLK63	MEM_72D	MEM_CLK
MEM_A_CLK63	MEM_72D	MEM_CLK
MEM_A_CLK64	MEM_72D	MEM_CLK
MEM_A_CLK64	MEM_72D	MEM_CLK
MEM_A_CLK65	MEM_72D	MEM_CLK
MEM_A_CLK65	MEM_72D	MEM_CLK
MEM_A_CLK66	MEM_72D	MEM_CLK
MEM_A_CLK66	MEM_72D	MEM_CLK
MEM_A_CLK67	MEM_72D	MEM_CLK
MEM_A_CLK67	MEM_72D	MEM_CLK
MEM_A_CLK68	MEM_72D	MEM_CLK
MEM_A_CLK68	MEM_72D	MEM_CLK
MEM_A_CLK69	MEM_72D	MEM_CLK
MEM_A_CLK69	MEM_72D	MEM_CLK
MEM_A_CLK70	MEM_72D	MEM_CLK
MEM_A_CLK70	MEM_72D	MEM_CLK
MEM_A_CLK71	MEM_72D	MEM_CLK
MEM_A_CLK71	MEM_72D	MEM_CLK
MEM_A_CLK72	MEM_72D	MEM_CLK
MEM_A_CLK72	MEM_72D	MEM_CLK
MEM_A_CLK73	MEM_72D	MEM_CLK
MEM_A_CLK73	MEM_72D	MEM_CLK
MEM_A_CLK74	MEM_72D	MEM_CLK
MEM_A_CLK74	MEM_72D	MEM_CLK
MEM_A_CLK75	MEM_72D	MEM_CLK
MEM_A_CLK75	MEM_72D	MEM_CLK
MEM_A_CLK76	MEM_72D	MEM_CLK
MEM_A_CLK76	MEM_72D	MEM_CLK
MEM_A_CLK77	MEM_72D	MEM_CLK
MEM_A_CLK77	MEM_72D	MEM_CLK
MEM_A_CLK78	MEM_72D	MEM_CLK
MEM_A_CLK78	MEM_72D	MEM_CLK
MEM_A_CLK79	MEM_72D	MEM_CLK
MEM_A_CLK79	MEM_72D	MEM_CLK
MEM_A_CLK80	MEM_72D	MEM_CLK
MEM_A_CLK80	MEM_72D	MEM_CLK
MEM_A_CLK81	MEM_72D	MEM_CLK
MEM_A_CLK81	MEM_72D	MEM_CLK
MEM_A_CLK82	MEM_72D	MEM_CLK
MEM_A_CLK82	MEM_72D	MEM_CLK
MEM_A_CLK83	MEM_72D	MEM_CLK
MEM_A_CLK83	MEM_72D	MEM_CLK
MEM_A_CLK84	MEM_72D	MEM_CLK
MEM_A_CLK84	MEM_72D	MEM_CLK
MEM_A_CLK85	MEM_72D	MEM_CLK
MEM_A_CLK85	MEM_72D	MEM_CLK
MEM_A_CLK86	MEM_72D	MEM_CLK
MEM_A_CLK86	MEM_72D	MEM_CLK
MEM_A_CLK87	MEM_72D	MEM_CLK
MEM_A_CLK87	MEM_72D	MEM_CLK
MEM_A_CLK88	MEM_72D	MEM_CLK
MEM_A_CLK88	MEM_72D	MEM_CLK
MEM_A_CLK89	MEM_72D	MEM_CLK
MEM_A_CLK89	MEM_72D	MEM_CLK
MEM_A_CLK90	MEM_72D	MEM_CLK
MEM_A_CLK90	MEM_72D	MEM_CLK
MEM_A_CLK91	MEM_72D	MEM_CLK
MEM_A_CLK91	MEM_72D	MEM_CLK
MEM_A_CLK92	MEM_72D	MEM_CLK
MEM_A_CLK92	MEM_72D	MEM_CLK
MEM_A_CLK93	MEM_72D	MEM_CLK
MEM_A_CLK93	MEM_72D	MEM_CLK
MEM_A_CLK94	MEM_72D	MEM_CLK
MEM_A_CLK94	MEM_72D	MEM_CLK
MEM_A_CLK95	MEM_72D	MEM_CLK
MEM_A_CLK95	MEM_72D	MEM_CLK
MEM_A_CLK96	MEM_72D	MEM_CLK
MEM_A_CLK96	MEM_72D	MEM_CLK
MEM_A_CLK97	MEM_72D	MEM_CLK
MEM_A_CLK97	MEM_72D	MEM_CLK
MEM_A_CLK98	MEM_72D	MEM_CLK
MEM_A_CLK98	MEM_72D	MEM_CLK
MEM_A_CLK99	MEM_72D	MEM_CLK
MEM_A_CLK99	MEM_72D	MEM_CLK
MEM_A_CLK100	MEM_72D	MEM_CLK
MEM_A_CLK100	MEM_72D	MEM_CLK

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELFP	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYP	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYP	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELFP

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYP	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down) :

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYP	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYP	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2018

Apple Inc.

051-0675

6.0.0

dvt

114 OF 119

89 OF 94

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_28AME	*	+3X_DIELECTRIC	?	TBTDP_28AME	TOP,BOTTOM	+4X_DIELECTRIC	?
TBTDP_TXRX	*	+6X_DIELECTRIC	?	TBTDP_TXRX	TOP,BOTTOM	+10X_DIELECTRIC	?
TBTDP_20OTHER	*	+4X_DIELECTRIC	?	TBTDP_20OTHER	TOP,BOTTOM	+6X_DIELECTRIC	?

NET_SPACING_TYP1	NET_SPACING_TYP2	ASBA_TYPR	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_28AME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_20OTHER

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>
DP_A_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_C P<1>
DP_A_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_C N<1>
DP_A_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_P<1>
DP_A_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_N<1>
DP_A_16X_ML	DP_85D	DISPLAVPORT	DP_A_16X_ML_P<1>
DP_A_16X_ML	DP_85D	DISPLAVPORT	DP_A_16X_ML_N<1>
DP_TBTPA_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_C P<3>
DP_TBTPA_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_C N<3>
DP_TBTPA_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_P<3>
DP_TBTPA_ML	DP_85D	DISPLAVPORT	DP_TBTPA_ML_N<3>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH_C P
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH_C N
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH_P
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH_N
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>
DP_B_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_C P<1>
DP_B_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_C N<1>
DP_B_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_P<1>
DP_B_16X_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_N<1>
DP_B_16X_ML	DP_85D	DISPLAVPORT	DP_B_16X_ML_P<1>
DP_B_16X_ML	DP_85D	DISPLAVPORT	DP_B_16X_ML_N<1>
DP_TBTPB_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_C P<3>
DP_TBTPB_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_C N<3>
DP_TBTPB_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_P<3>
DP_TBTPB_ML	DP_85D	DISPLAVPORT	DP_TBTPB_ML_N<3>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH_C P
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH_C N
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH_P
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH_N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DP_85D	DISPLAVPORT		DP_TBTSRC_ML_C P<3..0>
DP_85D	DISPLAVPORT		DP_TBTSRC_ML_C N<3..0>
DP_85D	DISPLAVPORT		DP_TBTSRC_AUXCH_C P
DP_85D	DISPLAVPORT		DP_TBTSRC_AUXCH_C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_M0SI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS_L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CLEAN J45		SYNC DATE=04/26/2019	
PAGE TITLE Thunderbolt Constraints			
Apple Inc.		DESIGNING NUMBER 051-0675	REV D
		REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINS HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHING OF THIS INFORMATION IS THE FURNISHING OF CONFIDENTIAL INFORMATION AND IS TO BE KEPT IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		SEARCH dvt	
		PAGE 115 OF 119	
		SHEET 90 OF 94	

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPI2CLK_2OTHER	*	=7X_DIELECTRIC	?	MIPI2CLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPI2CLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45E	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER	S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS*	*	*	S2MEM_2OTHER	S2_MEM_DQSO	S2_MEM_DATA0	*	S2_DQS2OWNDATA
S2_MEM_CMD	*	*	S2MEM_2OTHER				
S2_MEM_CTRL	*	*	S2MEM_2OTHER				
S2_MEM_CLK	*	*	S2MEM_2OTHER				
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF				
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD				
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL				
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL				
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM				

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CTRL	S2_MEM_45E	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CTRL	S2_MEM_45E	S2_MEM_CTRL	MEM_CAM_CS_I
S2_MEM_CMD	S2_MEM_45E	S2_MEM_CTRL	MEM_CAM_CDT
S2_MEM_CMD	S2_MEM_45E	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45E	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45E	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45E	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45E	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45E	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO	MEM_CAM_DQS_P<0>
S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO	MEM_CAM_DQS_N<0>
S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO	MEM_CAM_DQS_P<1>
S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45E	S2_MEM_DATA_0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45E	S2_MEM_DATA_1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45E	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45E	S2_MEM_DATA_0	MEM_CAM_DQ<7..0>
S2_MEM_DATA_1	S2_MEM_45E	S2_MEM_DATA_1	MEM_CAM_DQ<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
	S2_MEM_85D		DD1V35_CAM
	S2_MEM_PWR		PROV675_CAM_VREF
	S2_MEM_PWR		PROV675_MEM_CAM_VREFCA
	S2_MEM_PWR		PROV675_MEM_CAM_VREFCA

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2019

PAGE TITLE: Camera Constraints

Apple Inc. 051-0675

REVISION: 6.0.0

SEARCH: dvt

116 OF 119

91 OF 94

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORERUNNER AGREEMENT OF THE FOLLOWING: TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IT IS NOT TO BE REVEALED OR PUBLISHED IN WHOLE OR PART IN ALL RIGHTS RESERVED.

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_2_S3_SCT	SMB_45R	SMB	SMBUS_SMC_2_S3_SCT 00 00
SMBUS_SMC_2_S3_SDA	SMB_45R	SMB	SMBUS_SMC_2_S3_SDA 00 00
SMBUS_SMC_1_S0_SCT	SMB_45R	SMB	SMBUS_SMC_1_S0_SCT 00 00
SMBUS_SMC_1_S0_SDA	SMB_45R	SMB	SMBUS_SMC_1_S0_SDA 00 00
SMBUS_SMC_0_S0_SCT	SMB_45R	SMB	SMBUS_SMC_0_S0_SCT 00 00
SMBUS_SMC_0_S0_SDA	SMB_45R	SMB	SMBUS_SMC_0_S0_SDA 00 00
SMBUS_SMC_5_G3_SCT	SMB_45R	SMB	SMBUS_SMC_5_G3_SCT 00 00
SMBUS_SMC_5_G3_SDA	SMB_45R	SMB	SMBUS_SMC_5_G3_SDA 00 00
SMBUS_SMC_3_SCT	SMB_45R	SMB	SMBUS_SMC_3_SCT 00 00
SMBUS_SMC_3_SDA	SMB_45R	SMB	SMBUS_SMC_3_SDA 00 00

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
CHGR_CST	1.701_DIEFFDATE		CHGR_CST_P 00 00
	1.701_DIEFFDATE		CHGR_CST_N 00 00
CHGR_CSD	1.701_DIEFFDATE		CHGR_CSD_P 00 00
	1.701_DIEFFDATE		CHGR_CSD_N 00 00

SYNC MASTER=CLEAN J45 SYNC DATE=04/26/2019

PAGE TITLE: SMC Constraints

Apple Inc.

DEVELOPING NUMBER: 051-0675

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: SEARCH: dvt

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FURNISHER AGREES TO THE FOLLOWING: TO MAINTAIN THIS DOCUMENT IN CONFIDENCE PAGE: 117 OF 119

DO NOT TO REPRODUCE OR COPY IT UNLESS NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED SHEET: 92 OF 94

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
THRM_1701_455	*	1:1_DIFFPAIR	+85_09M	+85_09M_05	+85_09M_05	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THRM_1701_455	*	1:1_DIFFPAIR	+85_09M	+85_09M_05	+85_09M_05	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	1:1_DIFFPAIR	+85_09M	+85_09M_05	+85_09M_05	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	1:1_DIFFPAIR	0.1 MM	0.1 MM	0.1 MM	0.1 MM	0.1 MM
THRM_434_CPDVRS181	*	1:1_DIFFPAIR	+85_09M_05	+85_09M_05	+85_09M_05	0.1 MM	0.1 MM
THRM_1701_455	*	1:1_DIFFPAIR	+85_09M	+85_09M_05	+85_09M_05	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THRM_1701_455	*	1:1_DIFFPAIR	+85_09M	+85_09M_05	+85_09M_05	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
THRM	*	+85_RELAXED	7
THRM	*	+85_RELAXED	7
AUDIO	*	+85_RELAXED	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM	*	+STANDARD	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_P09M	*	0.10 MM	1000
P09_P09M	*	0.10 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_CSMP	000	*	MEM_P09M
CPU_P09M085	000	*	MEM_P09M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLL_P09M	000	*	MEM_P09M
000	P09M_*	*	MEM_P09M
000	000	*	MEM_P09M
000	000	*	MEM_P09M
CLL_P09M	09_P09M	*	P09_P09M
000	09_P09M	*	P09_P09M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCI_E_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCI_E_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1701_DIFFPAIR	*	1:1_DIFFPAIR

J15 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	BRAND
ISNS_CPUDDR_P	ISNS	ISNS_CPUDDR_P	
ISNS_CPUDDR_N	ISNS	ISNS_CPUDDR_N	
ISNS_CPU_DDR_R_P	ISNS	ISNS_CPU_DDR_R_P	
ISNS_CPU_DDR_R_N	ISNS	ISNS_CPU_DDR_R_N	
CPUTHMSNS_D2_P	CPUTHMSNS	CPUTHMSNS_D2_P	
CPUTHMSNS_D2_N	CPUTHMSNS	CPUTHMSNS_D2_N	
ISNS_LCD_PANEL_P	ISNS	ISNS_LCD_PANEL_P	
ISNS_LCD_PANEL_N	ISNS	ISNS_LCD_PANEL_N	
DDR3THMSNS_D1_P	DDR3THMSNS	DDR3THMSNS_D1_P	
DDR3THMSNS_D1_N	DDR3THMSNS	DDR3THMSNS_D1_N	
GPU7HMSNS_D_P	GPU7HMSNS	GPU7HMSNS_D_P	
GPU7HMSNS_D_N	GPU7HMSNS	GPU7HMSNS_D_N	
ISNS_V135_MEM_P	ISNS	ISNS_V135_MEM_P	
ISNS_V135_MEM_N	ISNS	ISNS_V135_MEM_N	
ISNS_V135_MEM_R_P	ISNS	ISNS_V135_MEM_R_P	
ISNS_V135_MEM_R_N	ISNS	ISNS_V135_MEM_R_N	
ISNS_AIRPORT_P	ISNS	ISNS_AIRPORT_P	
ISNS_AIRPORT_N	ISNS	ISNS_AIRPORT_N	
ISNS_AIRPORT_R_P	ISNS	ISNS_AIRPORT_R_P	
ISNS_AIRPORT_R_N	ISNS	ISNS_AIRPORT_R_N	
ISNS_LCDBKIT_P	ISNS	ISNS_LCDBKIT_P	
ISNS_LCDBKIT_N	ISNS	ISNS_LCDBKIT_N	
ISNS_GPUFR_P	ISNS	ISNS_GPUFR_P	
ISNS_GPUFR_N	ISNS	ISNS_GPUFR_N	
ISNS_CS_P	ISNS	ISNS_CS_P	
GPUFR_CS_N	GPUFR	GPUFR_CS_N	
ISNS_HS_OTHERSV_P	ISNS	ISNS_HS_OTHERSV_P	
ISNS_HS_OTHERSV_N	ISNS	ISNS_HS_OTHERSV_N	
ISNS_HS_OTHERSV3_P	ISNS	ISNS_HS_OTHERSV3_P	
ISNS_HS_OTHERSV3_N	ISNS	ISNS_HS_OTHERSV3_N	
ISNS_HS_COMPUTING_P	ISNS	ISNS_HS_COMPUTING_P	
ISNS_HS_COMPUTING_N	ISNS	ISNS_HS_COMPUTING_N	
P1V05_GPU_CS_P	P1V05	P1V05_GPU_CS_P	
P1V05_GPU_CS_N	P1V05	P1V05_GPU_CS_N	
ISNS_HS_GPU_P	ISNS	ISNS_HS_GPU_P	
ISNS_HS_GPU_N	ISNS	ISNS_HS_GPU_N	
CPUVR_ISNS_P	CPUVR	CPUVR_ISNS_P	
CPUVR_ISNS_N	CPUVR	CPUVR_ISNS_N	
ISNS_PP1V0_S0GPU_R_P	ISNS	ISNS_PP1V0_S0GPU_R_P	
ISNS_PP1V0_S0GPU_R_N	ISNS	ISNS_PP1V0_S0GPU_R_N	
ISNS_PP1V0_S0GPU_P	ISNS	ISNS_PP1V0_S0GPU_P	
ISNS_PP1V0_S0GPU_N	ISNS	ISNS_PP1V0_S0GPU_N	
P1V05_GPU_PEX_IOVDD_SNS_P	P1V05	P1V05_GPU_PEX_IOVDD_SNS_P	
P1V05_GPU_PEX_IOVDD_SNS_N	P1V05	P1V05_GPU_PEX_IOVDD_SNS_N	
CPUVR_ISNS1_P	CPUVR	CPUVR_ISNS1_P	
CPUVR_ISNS1_N	CPUVR	CPUVR_ISNS1_N	
CPUVR_ISNS2_P	CPUVR	CPUVR_ISNS2_P	
CPUVR_ISNS2_N	CPUVR	CPUVR_ISNS2_N	
CPUVR_ISNS3_P	CPUVR	CPUVR_ISNS3_P	
CPUVR_ISNS3_N	CPUVR	CPUVR_ISNS3_N	
CPUVR_ISM_R_P	CPUVR	CPUVR_ISM_R_P	
CPUVR_ISM_R_N	CPUVR	CPUVR_ISM_R_N	
GFXIMVP_ISNS2_P	GFXIMVP	GFXIMVP_ISNS2_P	
GFXIMVP_ISNS2_N	GFXIMVP	GFXIMVP_ISNS2_N	
GFXIMVP_ISNS1_P	GFXIMVP	GFXIMVP_ISNS1_P	
GFXIMVP_ISNS1_N	GFXIMVP	GFXIMVP_ISNS1_N	
GPU_TDIODE_P	GPU	GPU_TDIODE_P	
GPU_TDIODE_N	GPU	GPU_TDIODE_N	
GPUVCORR_SENSE_P	GPUVCORR	GPUVCORR_SENSE_P	
GPUVCORR_SENSE_N	GPUVCORR	GPUVCORR_SENSE_N	

J15 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	BRAND
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_RSUBIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_RSUBIN_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_LSUBIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_LSUBIN_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	RSUBIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	RSUBIN_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	LSUBIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	LSUBIN_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO2_R_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO2_R_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO2_L_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO2_L_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	SPKRAMP_RIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	SPKRAMP_LIN_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	SPKRAMP_LIN_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	SPKRCONN_SL_OUT_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	SPKRCONN_SL_OUT_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	SPKRCONN_SR_OUT_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	SPKRCONN_SR_OUT_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_MIC_IN1_R_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_MIC_IN1_R_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_MIC_IN1_L_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_MIC_IN1_L_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_HS_MIC_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_HS_MIC_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	HS_MIC_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	HS_MIC_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_CONN_HS_MIC_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_CONN_HS_MIC_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO3_R_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO3_R_N
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO3_L_P
AUDIODIFF_AUDIO	AUDIODIFF	AUDIO	AUD_LO3_L_N
SR_BOMER	SR_BOMER		DP3V3_5S
SR_BOMER	SR_BOMER		DP3V3_80
SR_BOMER	SR_BOMER		PP1V35_S3RS0_CPUDDR

SYNC MASTER=CLEAN J15 SYNC DATE=04/26/2015
 PAGE 1111
Project Specific Constraints
 Apple Inc.
 DRAWING NUMBER: 051-0675 REV D
 REVISION: 6.0.0
 SEARCH: dvt
 NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS INFORMATION IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FOLLOWING INFORMATION IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 118 OF 119
 SHEET: 93 OF 94

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW BOUNCE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	-50_OHM_SE	-50_OHM_SE	-50_OHM_SE	12.7 MM	-STANDARD	-STANDARD
GDDR5_45SE	*	+45_OHM_SE_ADJ	+45_OHM_SE_ADJ	+45_OHM_SE_ADJ	+45_OHM_SE_ADJ	-STANDARD	-STANDARD
GDDR5_80D	*	+80_OHM_DIFF	-80_OHM_DIFF	-80_OHM_DIFF	-80_OHM_DIFF	-80_OHM_DIFF	-80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	-5x_DIELECTRIC	?	GDDR5_CLK	TOP,BOTTOM	-5x_DIELECTRIC	?
GDDR5_CMD	*	-3x_DIELECTRIC	?	GDDR5_CMD	TOP,BOTTOM	-4x_DIELECTRIC	?
GDDR5_DATA	*	-3x_DIELECTRIC	?	GDDR5_DATA	TOP,BOTTOM	-5x_DIELECTRIC	?
GDDR5_EDC	*	-5x_DIELECTRIC	?	GDDR5_EDC	TOP,BOTTOM	-5x_DIELECTRIC	?

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FR_A0_CLK	GDDR5_80D	GDDR5_CLK	FR_A0_CLK_P
FR_A0_CLK	GDDR5_80D	GDDR5_CLK	FR_A0_CLK_N
FR_A1_CLK	GDDR5_80D	GDDR5_CLK	FR_A1_CLK_P
FR_A1_CLK	GDDR5_80D	GDDR5_CLK	FR_A1_CLK_N
FR_A0_CMD	GDDR5_45SE	GDDR5_CMD	FR_A0_A<8..0>
FR_A1_CMD	GDDR5_45SE	GDDR5_CMD	FR_A1_A<8..0>
FR_A0_CMD	GDDR5_45SE	GDDR5_CMD	FR_A0_ABI_L
FR_A1_CMD	GDDR5_45SE	GDDR5_CMD	FR_A1_ABI_L
FR_A0_CMD	GDDR5_45SE	GDDR5_CMD	FR_A0_RAS_L
FR_A1_CMD	GDDR5_45SE	GDDR5_CMD	FR_A1_RAS_L
FR_A0_CMD	GDDR5_45SE	GDDR5_CMD	FR_A0_CAS_L
FR_A1_CMD	GDDR5_45SE	GDDR5_CMD	FR_A1_CAS_L
FR_A0_CMD	GDDR5_45SE	GDDR5_CMD	FR_A0_WR_L
FR_A1_CMD	GDDR5_45SE	GDDR5_CMD	FR_A1_WR_L
FR_A0_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_A0_CKE_L
FR_A1_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_A1_CKE_L
FR_A0_CMD	GDDR5_45SE	GDDR5_CMD	FR_A0_CS_L
FR_A1_CMD	GDDR5_45SE	GDDR5_CMD	FR_A1_CS_L
FR_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FR_A0_EDC<0>
FR_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FR_A0_EDC<1>
FR_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FR_A0_EDC<2>
FR_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FR_A0_EDC<3>
FR_A1_EDC0	GDDR5_45SE	GDDR5_EDC	FR_A1_EDC<0>
FR_A1_EDC1	GDDR5_45SE	GDDR5_EDC	FR_A1_EDC<1>
FR_A1_EDC2	GDDR5_45SE	GDDR5_EDC	FR_A1_EDC<2>
FR_A1_EDC3	GDDR5_45SE	GDDR5_EDC	FR_A1_EDC<3>
FR_A0_DBI_0	GDDR5_45SE	GDDR5_DATA	FR_A0_DBI_L<0>
FR_A0_DBI_1	GDDR5_45SE	GDDR5_DATA	FR_A0_DBI_L<1>
FR_A0_DBI_2	GDDR5_45SE	GDDR5_DATA	FR_A0_DBI_L<2>
FR_A0_DBI_3	GDDR5_45SE	GDDR5_DATA	FR_A0_DBI_L<3>
FR_A1_DBI_0	GDDR5_45SE	GDDR5_DATA	FR_A1_DBI_L<0>
FR_A1_DBI_1	GDDR5_45SE	GDDR5_DATA	FR_A1_DBI_L<1>
FR_A1_DBI_2	GDDR5_45SE	GDDR5_DATA	FR_A1_DBI_L<2>
FR_A1_DBI_3	GDDR5_45SE	GDDR5_DATA	FR_A1_DBI_L<3>
FR_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FR_A0_WCLK_P<0>
FR_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FR_A0_WCLK_N<0>
FR_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FR_A0_WCLK_P<1>
FR_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FR_A0_WCLK_N<1>
FR_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FR_A1_WCLK_P<0>
FR_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FR_A1_WCLK_N<0>
FR_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FR_A1_WCLK_P<1>
FR_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FR_A1_WCLK_N<1>
FR_A0_DQ_VTT0	GDDR5_45SE	GDDR5_DATA	FR_A0_DQ<7..0>
FR_A0_DQ_VTT1	GDDR5_45SE	GDDR5_DATA	FR_A0_DQ<15..8>
FR_A0_DQ_VTT2	GDDR5_45SE	GDDR5_DATA	FR_A0_DQ<23..16>
FR_A0_DQ_VTT3	GDDR5_45SE	GDDR5_DATA	FR_A0_DQ<31..24>
FR_A1_DQ_VTT0	GDDR5_45SE	GDDR5_DATA	FR_A1_DQ<7..0>
FR_A1_DQ_VTT1	GDDR5_45SE	GDDR5_DATA	FR_A1_DQ<15..8>
FR_A1_DQ_VTT2	GDDR5_45SE	GDDR5_DATA	FR_A1_DQ<23..16>
FR_A1_DQ_VTT3	GDDR5_45SE	GDDR5_DATA	FR_A1_DQ<31..24>
FR_A0_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_A0_RRSST_L
FR_A1_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_A1_RRSST_L

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FR_B0_CLK	GDDR5_80D	GDDR5_CLK	FR_B0_CLK_P
FR_B0_CLK	GDDR5_80D	GDDR5_CLK	FR_B0_CLK_N
FR_B1_CLK	GDDR5_80D	GDDR5_CLK	FR_B1_CLK_P
FR_B1_CLK	GDDR5_80D	GDDR5_CLK	FR_B1_CLK_N
FR_B0_CMD	GDDR5_45SE	GDDR5_CMD	FR_B0_A<8..0>
FR_B1_CMD	GDDR5_45SE	GDDR5_CMD	FR_B1_A<8..0>
FR_B0_CMD	GDDR5_45SE	GDDR5_CMD	FR_B0_ABI_L
FR_B1_CMD	GDDR5_45SE	GDDR5_CMD	FR_B1_ABI_L
FR_B0_CMD	GDDR5_45SE	GDDR5_CMD	FR_B0_RAS_L
FR_B1_CMD	GDDR5_45SE	GDDR5_CMD	FR_B1_RAS_L
FR_B0_CMD	GDDR5_45SE	GDDR5_CMD	FR_B0_CAS_L
FR_B1_CMD	GDDR5_45SE	GDDR5_CMD	FR_B1_CAS_L
FR_B0_CMD	GDDR5_45SE	GDDR5_CMD	FR_B0_WR_L
FR_B1_CMD	GDDR5_45SE	GDDR5_CMD	FR_B1_WR_L
FR_B0_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_B0_CKE_L
FR_B1_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_B1_CKE_L
FR_B0_CMD	GDDR5_45SE	GDDR5_CMD	FR_B0_CS_L
FR_B1_CMD	GDDR5_45SE	GDDR5_CMD	FR_B1_CS_L
FR_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FR_B0_EDC<0>
FR_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FR_B0_EDC<1>
FR_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FR_B0_EDC<2>
FR_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FR_B0_EDC<3>
FR_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FR_B1_EDC<0>
FR_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FR_B1_EDC<1>
FR_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FR_B1_EDC<2>
FR_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FR_B1_EDC<3>
FR_B0_DBI_0	GDDR5_45SE	GDDR5_DATA	FR_B0_DBI_L<0>
FR_B0_DBI_1	GDDR5_45SE	GDDR5_DATA	FR_B0_DBI_L<1>
FR_B0_DBI_2	GDDR5_45SE	GDDR5_DATA	FR_B0_DBI_L<2>
FR_B0_DBI_3	GDDR5_45SE	GDDR5_DATA	FR_B0_DBI_L<3>
FR_B1_DBI_0	GDDR5_45SE	GDDR5_DATA	FR_B1_DBI_L<0>
FR_B1_DBI_1	GDDR5_45SE	GDDR5_DATA	FR_B1_DBI_L<1>
FR_B1_DBI_2	GDDR5_45SE	GDDR5_DATA	FR_B1_DBI_L<2>
FR_B1_DBI_3	GDDR5_45SE	GDDR5_DATA	FR_B1_DBI_L<3>
FR_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FR_B0_WCLK_P<0>
FR_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FR_B0_WCLK_N<0>
FR_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FR_B0_WCLK_P<1>
FR_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FR_B0_WCLK_N<1>
FR_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FR_B1_WCLK_P<0>
FR_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FR_B1_WCLK_N<0>
FR_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FR_B1_WCLK_P<1>
FR_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FR_B1_WCLK_N<1>
FR_B0_DQ_VTT0	GDDR5_45SE	GDDR5_DATA	FR_B0_DQ<7..0>
FR_B0_DQ_VTT1	GDDR5_45SE	GDDR5_DATA	FR_B0_DQ<15..8>
FR_B0_DQ_VTT2	GDDR5_45SE	GDDR5_DATA	FR_B0_DQ<23..16>
FR_B0_DQ_VTT3	GDDR5_45SE	GDDR5_DATA	FR_B0_DQ<31..24>
FR_B1_DQ_VTT0	GDDR5_45SE	GDDR5_DATA	FR_B1_DQ<7..0>
FR_B1_DQ_VTT1	GDDR5_45SE	GDDR5_DATA	FR_B1_DQ<15..8>
FR_B1_DQ_VTT2	GDDR5_45SE	GDDR5_DATA	FR_B1_DQ<23..16>
FR_B1_DQ_VTT3	GDDR5_45SE	GDDR5_DATA	FR_B1_DQ<31..24>
FR_B0_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_B0_RRSST_L
FR_B1_CMD_P	GDDR5_45SE	GDDR5_CMD	FR_B1_RRSST_L

MUXFPX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_P	??
DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_N	??
DP_85D	DISPLAYPORT	DP_INT_AUX_P	??
DP_85D	DISPLAYPORT	DP_INT_AUX_N	??
DP_85D	DISPLAYPORT	DP_INT_IG_AUX_P	??
DP_85D	DISPLAYPORT	DP_INT_IG_AUX_N	??
DP_85D	DISPLAYPORT	DP_INT_IG_ML_P<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_IG_ML_N<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_EG_AUX_P	??
DP_85D	DISPLAYPORT	DP_INT_EG_AUX_N	??
DP_85D	DISPLAYPORT	DP_INT_EG_ML_P<3..0>	??
DP_85D	DISPLAYPORT	DP_INT_EG_ML_N<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO_EG_AUXCH_P	??
DP_85D	DISPLAYPORT	DP_TBTSNKO_EG_AUXCH_N	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_EG_AUXCH_P	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_EG_AUXCH_N	??
DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_P	??
DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_N	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_AUXCH_C_P	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_AUXCH_C_N	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_AUXCH_P	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_AUXCH_N	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_AUXCH_C_P	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_AUXCH_C_N	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_P<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_N<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_C_P<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_C_N<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_P<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_N<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_C_P<3..0>	??
DP_85D	DISPLAYPORT	DP_TBTSNKO1_ML_C_N<3..0>	??

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
GPU_CLK27M	CLK_SLOW_50R	CLK_SLOW	GPU_OSC_27M_XTALIN
GPU_CLK27M	CLK_SLOW_50R	CLK_SLOW	GPU_OSC_27M_XTALOUT
GPU_CLK27M	CLK_SLOW_50R	CLK_SLOW	GPU_OSC_27M_XTAL_BUFFEROUT
GPU_CLK27M	CLK_SLOW_50R	CLK_SLOW	GPU_OSC_27M_SSIN
	170I_DIFFPAIR		PEX_TSTCLK_O_P
	170I_DIFFPAIR		PEX_TSTCLK_O_N
HDMI_DATA	DE_85D	DISPLAYPORT	HDMI_EG_DATA_C_P<2..0>
HDMI_CLK	DE_85D	HDMI_CLK	HDMI_EG_DATA_C_N<2..0>
HDMI_CLK	DE_85D	HDMI_CLK	HDMI_EG_CLK_C_P
HDMI_CLK	DE_85D	HDMI_CLK	HDMI_EG_CLK_C_N

GPU (Kepler) Constraints

Apple Inc.

051-0675

6.0.0

NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT CONTAINS APPLE'S PROPRIETARY AND CONFIDENTIAL INFORMATION. THE FURNISHING HEREOF IS THE PROPERTY OF APPLE INC. AND IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE FOLLOWING: TO MAINTAIN IN CONFIDENCE 1) NOT TO REPRODUCE OR COPY IT 2) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 3) ALL RIGHTS RESERVED

BRANCH: dvt

FILE: 119 OF 119

SHEET: 94 OF 94