

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

# SCHEM, MLB, J45

DVT 8/6/2013

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	J15_MLB	10/25/2012
3	BOM Configuration	J15_MLB	10/31/2012
4	PD Parts	J15_MLB	10/31/2012
5	CPU DMI/PEG/FDI/RSVD	J15_REFERENCE	12/18/2012
6	CPU Clock/Misc/JTAG/CFG	J15_REFERENCE	12/18/2012
7	CPU DDR3 Interfaces	J15_REFERENCE	12/18/2012
8	CPU Power	J15_REFERENCE	12/18/2012
9	CPU Ground	J15_REFERENCE	12/18/2012
10	CPU Decoupling	J15_REFERENCE	12/18/2012
11	PCH RTC/HDA/JTAG/SATA/CLK	J15_REFERENCE	12/18/2012
12	PCH DMI/FDI/PM/GFX/PCI	J15_REFERENCE	12/18/2012
13	PCH PCI-E/USB	J15_REFERENCE	12/18/2012
14	PCH GPIO/MISC/NCTF	J15_REFERENCE	12/18/2012
15	PCH Power	J15_REFERENCE	12/18/2012
16	PCH Grounds	J15_REFERENCE	12/18/2012
17	PCH DECOUPLING	J15_REFERENCE	12/18/2012
18	CPU & PCH XDP	J15_MLB	10/31/2012
19	Chipset Support	J15_REFERENCE	12/18/2012
20	Project Chipset Support	J15_REFERENCE	01/14/2013
21	CPU Memory S3 Support	J15_REFERENCE	12/18/2012
22	DDR3 VREF MARGINING	J15_MLB	10/31/2012
23	DDR3 SDRAM Bank A (1 OF 2)	J15_MLB	10/31/2012
24	DDR3 SDRAM Bank A (2 OF 2)	J15_MLB	10/31/2012
25	DDR3 SDRAM Bank B (1 OF 2)	J15_MLB	10/31/2012
26	DDR3 SDRAM Bank B (2 OF 2)	J15_MLB	10/31/2012
27	DDR3 Termination	J15_MLB	10/31/2012
28	Thunderbolt Host (1 of 2)	T29_RR	01/14/2013
29	Thunderbolt Host (2 of 2)	T29_RR	01/14/2013
30	Thunderbolt Mobile Support	T29_RR	01/14/2013
31	Thunderbolt Connector A	J15_REFERENCE	12/18/2012
32	Thunderbolt Connector B	J15_REFERENCE	12/18/2012
33	DDC Crossbar	J15_REFERENCE	11/16/2012
34	X29C CONNECTOR	J15_MLB	10/31/2012
35	SSD Connector	CLEAN_MLB_KEPLER	06/08/2013
36	Camera 1 of 2	CLEAN_MLB_KEPLER	06/13/2013
37	Camera 2 of 2	CLEAN_MLB_KEPLER	06/13/2013
38	USB 3.0 CONNECTORS	J15_MLB	10/31/2012
39	KEYBOARD/TRACKPAD (1 OF 2)	CHANG_J45	03/15/2013
40	KEYBOARD/TRACKPAD (2 OF 2)	CHANG_J45	03/15/2013
41	SMC	CHANG_J45	03/15/2013

Page	Contents	Sync	Date
42	SMC Shared Support	CHANG_J45	11/12/2012
43	SMC Project Support	CHANG_J45	03/15/2013
44	SMBus Connections	CHANG_J45	11/26/2012
45	High Side Voltage and Current Sensing	CHANG_J45	12/21/2012
46	Load Side Voltage and Current Sensing	CHANG_J45	03/15/2013
47	Debug Sensors	CHANG_J45	12/21/2012
48	Thermal Sensors	CHANG_J45	11/26/2012
49	Fan Connectors	J15_MLB	10/31/2012
50	SPI ROM / LPC+SPI Conn.	J15_MLB	10/31/2012
51	AUDIO:CODEC, ANALOG	JOE_J45	07/30/2013
52	AUDIO:CODEC, DIGITAL	JOE_J45	07/30/2013
53	AUDIO: SPEAKER AMP	JOE_J45	07/30/2013
54	AUDIO: JACK	JOE_J45	07/30/2013
55	AUDIO: JACK TRANSLATORS	JOE_J45	07/30/2013
56	DC-In & Battery Connectors	J15_MLB	10/31/2012
57	PBus Supply & Battery Charger	J15_MLB	10/31/2012
58	CPU VR12.5 VCC Regulator IC	J15_MLB	10/31/2012
59	CPU VR12.5 VCC Power Stage	J15_MLB	10/31/2012
60	1.35V DDR3L SUPPLY	J15_MLB	10/31/2012
61	5V / 3.3V Power Supply	J15_MLB	10/31/2012
62	1V05V POWER SUPPLY	J15_MLB	10/31/2012
63	LCD/KBD Backlight Driver	CLEAN_MLB_KEPLER	06/13/2013
64	Misc Power Supplies	J15_MLB	10/31/2012
65	Power FETs	J15_MLB	10/31/2012
66	Power Control 1/ENABLE	CHANG_J45	03/15/2013
67	eDP Display Connector	J15_MLB	10/31/2012
68	RIO Connectors	J15_MLB	10/31/2012
69	Power Aliases	J15_MLB	10/31/2012
70	Signal Aliases	J15_MLB	10/31/2012
71	Functional Test Points	J15_MLB	10/31/2012
72	NC & No Test	J15_MLB	10/31/2012
73	PCB Rule Definitions	SIDLE_J45	12/10/2012
74	CPU Constraints	SIDLE_J45	12/10/2012
75	PCH Constraints 1	SIDLE_J45	12/10/2012
76	PCH Constraints 2	SIDLE_J45	12/10/2012
77	Memory Constraints	SIDLE_J45	12/10/2012
78	Thunderbolt Constraints	SIDLE_J45	12/10/2012
79	Camera Constraints	SIDLE_J45	12/10/2012
80	SMC Constraints	SIDLE_J45	12/10/2012
81	Project Specific Constraints	SIDLE_J45	12/10/2012

# ALIASES RESOLVED

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0456	1	SCHEM, MLB, J45	SCH	CRITICAL	
820-3662	1	PCBF, MLB, J45	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=ABBREV  
PART\_MODIFIED: Aug 6 17:09:28 2013

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0067	COMMON PARTS,MLB,J45	J45_COMMON
985-0045	DEV BOM,MLB,J45	J45_DEVEL:ENG
639-4822	PCBA,MLB,BETTER,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:HYNIX_1600_S
639-4823	PCBA,MLB,BETTER,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:HYNIX_1600
639-4828	PCBA,MLB,BETTER,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:ELPIDA_1600_S
639-4829	PCBA,MLB,BETTER,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:ELPIDA_1600
639-4834	PCBA,MLB,BETTER,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:MICRON_1600_S
639-4835	PCBA,MLB,BETTER,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:MICRON_1600
639-4840	PCBA,MLB,BEST,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:HYNIX_1600_S
639-4841	PCBA,MLB,BEST,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:HYNIX_1600
639-4846	PCBA,MLB,BEST,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:ELPIDA_1600_S
639-4847	PCBA,MLB,BEST,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:ELPIDA_1600
639-4852	PCBA,MLB,BEST,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:MICRON_1600_S
639-4853	PCBA,MLB,BEST,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:MICRON_1600
639-4858	PCBA,MLB,CTO,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:HYNIX_1600_S
639-4859	PCBA,MLB,CTO,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:HYNIX_1600
639-4864	PCBA,MLB,CTO,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:ELPIDA_1600_S
639-4865	PCBA,MLB,CTO,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:ELPIDA_1600
639-4870	PCBA,MLB,CTO,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600_S
639-4871	PCBA,MLB,CTO,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600

J45 BOM Groups

BOM GROUP	BOM OPTIONS
J45_COMMON	ALTERNATE,COMMON,J45_COMMON1,J45_COMMON2,J45_PROGPARTS
J45_COMMON1	CPUMEM:S0,TBTHV:P15V,SKIP_5V3V3:AUDIBLE,CHGR_5V:LDO,CPUPEG:X16,S2_PWR:S0
J45_COMMON2	EDP:YES,LPCPLUS_CONN:YES,LPCPLUS_R:YES,XDP,RIO_PWR:1V5,SPI:DUAL_IO,SSD_PWR_EN:GPIO,CAM_WAKE:NO
J45_PVB	BKLT:PROD,SENSOR_NONPROD:N
J45_PROGPARTS	SMC_PROG:EVT,BOOTROM_PROG:DVT,TBTROM:PROG,TPAD_PSOC:PROG
J45_DEVEL:ENG	ALTERNATE,XDP_DEBUG,SOPGOOD_ISL,DDRVREF_DAC,SENSOR_NONPROD:Y,SENSOR_NONPROD_R,BKLT:ENG,DBGLED,CAM_XTAL:YES
J45_DEVEL:FSB	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,SENSOR_NONPROD_R
XDP_DEBUG	XDP_CONN,XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4599	1	CRW,SR18J,PRQ,CO,2.0,47W,4+3E,6M,BGA	U0500	CRITICAL	CPU_CRW:BETTER
337S4600	1	CRW,SR18H,PRQ,CO,2.3,47W,4+3E,6M,BGA	U0500	CRITICAL	CPU_CRW:ENG
337S4624	1	CRW,SR18S,PRQ,CO,2.6,47W,4+3E,6M,BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC,QM9V,LPT-M,HMS7,C2,SR199,PRQ,PCBGA	U1100	CRITICAL	
338S1247	1	IC,T8P,FR-4C,A0,PRQ,C10,SR13C,PCBGA288	U2800	CRITICAL	
338S1186	1	IC,BCN15700A2,S2 PCIE CHRA,8X8,208FCBGA	U3900	CRITICAL	
333S0700	1	IC,SDRAM,4GBIT,DDR3L-1600,GE80A,96B FBGA	U4000	CRITICAL	
333S0667	16	IC,SDRAM,4GBIT,DDR3L-1600,H9A,78P FBGA		CRITICAL	HYNIX_1600_S
333S0624	16	IC,SDRAM,DDR3-1600,512MX8,78FBGA,C-DIE,SAMSUNG		CRITICAL	SAMSUNG_1600_S
333S0703	16	IC,SDRAM,4GBIT,DDR3L-1600,F DIE,RS,78P		CRITICAL	ELPIDA_1600_S
333S0660	16	IC,SDRAM,4GBIT,DDR3L-1600,V80A,78P FBGA		CRITICAL	MICRON_1600_S
333S0667	32	IC,SDRAM,4GBIT,DDR3L-1600,H9A,78P FBGA		CRITICAL	HYNIX_1600
333S0624	32	IC,SDRAM,DDR3-1600,512MX8,78FBGA,C-DIE,SAMSUNG		CRITICAL	SAMSUNG_1600
333S0703	32	IC,SDRAM,4GBIT,DDR3L-1600,F DIE,RS,78P		CRITICAL	ELPIDA_1600
333S0660	32	IC,SDRAM,4GBIT,DDR3L-1600,V80A,78P FBGA		CRITICAL	MICRON_1600

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600_S	HYNIX_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600_S	SAMSUNG_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600_S	ELPIDA_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600_S	MICRON_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM:HYNIX_1600	HYNIX_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600	SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600	ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600	MICRON_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H

COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0067	1	J45 MLB BASE BOM	BASE	CRITICAL	BASE_BOM
985-0045	1	J45 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=J15 MLB SYNC DATE=10/25/2012

**BOM Configuration**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 2 OF 118

SHEET: 2 OF 81

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7845	1	MBP BARCODE LABEL	LABEL	CRITICAL	

Programmables - All builds

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON	U2890	CRITICAL	TBTROM:BLANK
341S3919	1	IC,EPR0M,Falcon RIDGE(V13.9)J44/45	U2890	CRITICAL	TBTROM:PROG
337S4587	1	IC,TP PSOC, QFN,BLANK	U4801	CRITICAL	TPAD_PSOC:BLANK
341S3856	1	IC,TRKPD/KYBD,PSOC(V225)	U4801	CRITICAL	TPAD_PSOC:PROG

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	MMC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
197S0478	197S0479		ALL	NDK Alt to Epson
371S0713	371S0558		ALL	DSB alt to ST
152S0461	152S1645		ALL	Cystec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
107S0232	107S0241		ALL	Cystec alt to SPT
376S1032	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NDK alt to Diodes
376S1089	376S1128		ALL	NDK alt to Diodes
138S0681	138S0638		ALL	Taiyo Yuden alt to Samsung
128S0371	128S0376		ALL	Kemet alt to Sanyo
333S0629	333S0703		ALL	Elpida F die alt
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX U4000
311S0649	311S0541		ALL	ON alt to Toshiba (U2036, U7001)


SMC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1214	1	IC,SMC-B1,40MHZ/50DMIPS,SCPL FW,157BGA	U5000	CRITICAL	SMC_PROG:BASE
341S3902	1	IC,SMC-B1,EXT,V2.12A54,EVT,J45	U5000	CRITICAL	SMC_PROG:EVT
341S3741	1	IC,SMC-A3,SCPL,EXT,VXXXX,PVT,J15	U5000	CRITICAL	SMC_PROG:PVT


EFI ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0807	1	IC,SPI SRL 50MHZ FLASH,64MBIT,BSOP,FUSE=1	U6100	CRITICAL	BOOTROM_BLANK:MACRONIX
335S0812	1	IC,SPI SRL 50MHZ FLASH,64MBIT,SOIC8	U6100	CRITICAL	BOOTROM_BLANK:NUMONYX
341S3763	1	IC,EFI ROM(VXXXX)PROTO 0,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO0
341S3780	1	IC,EFI ROM(V0035)PRE-PROTO 1,J45	U6100	CRITICAL	BOOTROM_PROG:PRE-PROTO1
341S3793	1	IC,EFI ROM(V0041)PROTO 1,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S3811	1	IC,EFI ROM(V00XX)PROTO 2,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO2
341S3890	1	IC,EFI ROM(V0100)PROTO3-J45 & EVT-J45	U6100	CRITICAL	BOOTROM_PROG:EVT
341S3929	1	IC,EFI ROM(VXXXX)DVT-J45	U6100	CRITICAL	BOOTROM_PROG:DVT


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 3 OF 118	
		SHEET 3 OF 81	



**Frame Holes**




**J45 THERMAL MODULE STANDOFF**




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
725-1807	1	INSULATOR, REAR, MLB, J45	REAR_INSULATOR	CRITICAL	
725-1877	1	INSULATOR, CPU, J45	CPU_INSULATOR	CRITICAL	
725-1787	1	INSULATOR, PCH, J15	PCH_INSULATOR	CRITICAL	
806-6193	2	CAN COVER, mDP	CAN_COVER1, CAN_COVER2	CRITICAL	
946-3819	1	D2 MLB DYMEX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	
825-7841	1	LBL, PART CONFIG, BOARDS, D2	CONFIG_LABEL	CRITICAL	
806-9391	1	SHIELD CAN, USB, J45	SH0450	CRITICAL	

**J45 POGO PINS**




**SMT GND TEST PONTS**




**J45 STAND OFF**

860-1448



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>PD Parts</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	4 OF 118
		SHEET	4 OF 81



OMIT\_TABLE

U0500  
HASWELL  
BGA

SYM 1 OF 12

74 72 11	DMI_S2N_N<0>	AB2	DMI_RX0*
74 72 11	DMI_S2N_N<1>	AB3	DMI_RX1*
74 72 11	DMI_S2N_N<2>	AC3	DMI_RX2*
74 72 11	DMI_S2N_N<3>	AC1	DMI_RX3*
74 11	DMI_S2N_P<0>	AB1	DMI_RX0
74 72 11	DMI_S2N_P<1>	AB4	DMI_RX1
74 72 11	DMI_S2N_P<2>	AC4	DMI_RX2
74 72 11	DMI_S2N_P<3>	AC2	DMI_RX3
74 11	DMI_N2S_N<0>	AF2	DMI_TX0*
74 72 11	DMI_N2S_N<1>	AF4	DMI_TX1*
74 72 11	DMI_N2S_N<2>	AG4	DMI_TX2*
74 72 11	DMI_N2S_N<3>	AG2	DMI_TX3*
74 11	DMI_N2S_P<0>	AF1	DMI_TX0
74 72 11	DMI_N2S_P<1>	AF3	DMI_TX1
74 72 11	DMI_N2S_P<2>	AG3	DMI_TX2
74 72 11	DMI_N2S_P<3>	AG1	DMI_TX3
74 11	FDI_CS	F11	FDI_CS
74 11	FDI_INT	F12	DISP_INT

PPVCOMP\_S0\_CPU\_0  
R0510  
24.9  
10k  
1/16W  
MS-LP  
2402

OMIT\_TABLE

U0500  
HASWELL  
BGA

SYM 10 OF 12

74 70 28	DP_TBTSNK0_ML_C_N<0>	C25	DDIB_TXN0
74 70 28	DP_TBTSNK0_ML_C_P<0>	D25	DDIB_TXP0
74 70 28	DP_TBTSNK0_ML_C_N<1>	A25	DDIB_TXN1
74 70 28	DP_TBTSNK0_ML_C_P<1>	B25	DDIB_TXP1
74 70 28	DP_TBTSNK0_ML_C_N<2>	C24	DDIB_TXN2
74 70 28	DP_TBTSNK0_ML_C_P<2>	D24	DDIB_TXP2
74 70 28	DP_TBTSNK0_ML_C_N<3>	A24	DDIB_TXN3
74 70 28	DP_TBTSNK0_ML_C_P<3>	B24	DDIB_TXP3
74 70 28	DP_TBTSNK1_ML_C_N<0>	C21	DDIC_TXN0
74 70 28	DP_TBTSNK1_ML_C_P<0>	D21	DDIC_TXP0
74 70 28	DP_TBTSNK1_ML_C_N<1>	A21	DDIC_TXN1
74 70 28	DP_TBTSNK1_ML_C_P<1>	B21	DDIC_TXP1
74 70 28	DP_TBTSNK1_ML_C_N<2>	C20	DDIC_TXN2
74 70 28	DP_TBTSNK1_ML_C_P<2>	D20	DDIC_TXP2
74 70 28	DP_TBTSNK1_ML_C_N<3>	A20	DDIC_TXN3
74 70 28	DP_TBTSNK1_ML_C_P<3>	B20	DDIC_TXP3
70	TP_DP_IG_D_MLN<2>	C16	DDID_TXN2
70	TP_DP_IG_D_MLP<2>	D16	DDID_TXP2
74 71 70 68	HDMI_CLK_N	A16	DDID_TXN3
74 71 70 68	HDMI_CLK_P	B16	DDID_TXP3
70	TP_DP_IG_D_MLN<0>	C17	DDID_TXN0
70	TP_DP_IG_D_MLP<0>	D17	DDID_TXP0
70	TP_DP_IG_D_MLN<1>	A17	DDID_TXN1
70	TP_DP_IG_D_MLP<1>	B17	DDID_TXP1

PPVCCIO\_S0\_CPU\_0  
R0531  
10k  
1/16W  
MS-LP  
2402

PPVCOMP\_S0\_CPU\_0  
R0530  
24.9  
10k  
1/16W  
MS-LP  
2402

NO\_TEST

TP0500	CPU_DC_A3_B3	TRUE	A3
	CPU_DC_A4		A4
TP0510	CPU_DC_A51		A51
	CPU_DC_A52_B52	TRUE	A52
	CPU_DC_A53_B53	TRUE	A53
	CPU_DC_B2_C3	TRUE	B2
	CPU_DC_A3_B3	TRUE	B3
	CPU_DC_A52_B52	TRUE	B52
	CPU_DC_A53_B53	TRUE	B53
	CPU_DC_B54_C54	TRUE	B54
TP0520	CPU_DC_BC1		BC1
TP0530	CPU_DC_BC54		BC54
	CPU_DC_BD1_BE1	TRUE	BD1
	CPU_DC_BD54_BE54	TRUE	BD54
	CPU_DC_BD1_BE1	TRUE	BE1
	CPU_DC_BE2_BF2	TRUE	BE2
	CPU_DC_BE3_BF3	TRUE	BE3
	CPU_DC_BE52_BF52	TRUE	BE52
	CPU_DC_BE53_BF53	TRUE	BE53
	CPU_DC_BD54_BE54	TRUE	BE54
	CPU_DC_BE2_BF2	TRUE	BF2
	CPU_DC_BE3_BF3	TRUE	BF3
TP0521	CPU_DC_BF4		BF4

OMIT\_TABLE

U0500  
HASWELL  
BGA

SYM 12 OF 12

RESERVED

DAISY\_CHAIN\_NCTF

DAISY\_CHAIN\_NCTF

NO\_TEST

BF51	CPU_DC_BF51		BF51
BF52	CPU_DC_BE52_BF52		BF52
BF53	CPU_DC_BE53_BF53		BF53
C1	CPU_DC_C1_C2		C1
C2	CPU_DC_C1_C2		C2
C3	CPU_DC_B2_C3		C3
C54	CPU_DC_B54_C54		C54
D1	CPU_DC_D1		D1
D54	CPU_DC_D54		D54

TP0531  
TP-P6

TP0501  
TP-P6

TP0511  
TP-P6

CPU Daisy-Chain Strategy:  
Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.

RSVD132 AN35 X NC  
RSVD133 AN37 X NC  
RSVD134 AF9 X NC  
RSVD135 AE9 X NC  
RSVD136 G14 X NC  
RSVD137 G17 X NC  
RSVD138 AD45 X NC  
RSVD139 AG45 X NC

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

CPU DMI/PEG/FDI/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 5 OF 118  
SHEET 5 OF 81






SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>CPU DDR3 Interfaces</b>			
Apple Inc.		DRAWING NUMBER <b>&lt;SCH NUM&gt;</b>	SIZE <b>D</b>
		REVISION <b>&lt;E4LABEL&gt;</b>	BRANCH <b>&lt;BRANCH&gt;</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE <b>7 OF 118</b>	SHEET <b>7 OF 81</b>








SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>CPU Ground</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	9 OF 118
		SHEET	9 OF 81

### CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)  
 Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT\_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF PLACEMENT\_NOTE (C1020-C1023):

Place near U0500 on bottom side NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




NO STUFF PLACEMENT\_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT\_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1068-C1076):

NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




### CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402  
 Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT\_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT\_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT\_NOTE (C1098-C1099):



### CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)  
 Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)

PLACEMENT\_NOTE (C1079):



PAGE TITLE		DRAWING NUMBER	
CPU Decoupling		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		10 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		10 OF 81	

NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

D

D

C

C

B

B


A

A

OMIT\_TABLE

75 19	SYSLCK_CLK32K_RTC	B5	RTCX1	U1100	SATA_RXN0	BC8	NC SATA A D2RN	72 75
		NC X	B4	LYNXPOINT	SATA_RXP0	BE8	NC SATA A D2RP	72 75
				MOBILE	SATA_TXN0	AW8	NC SATA A R2D CN	72 75
				FCBGA	SATA_TXP0	AY8	NC SATA A R2D CP	72 75
76 11	PCH_SRTCRST_L	B9	SRTCRST*	(1 OF 11)	SATA_RXN1	BC10	NC SATA B D2RN	72 75
76 11	PCH_INTRUDER_L	A8	INTRUDER*		SATA_RXP1	BE10	NC SATA B D2RP	72 75
76 11	PCH_INTVRMEN_L	G10	INTVRMEN*		SATA_TXN1	AV10	NC SATA B R2D CN	72 75
11	RTC_RESET_L	D9	RTCRST*		SATA_TXP1	AW10	NC SATA B R2D CP	72 75
76 52	HDA_BIT_CLK	R1110	33	1	SATA_RXN2	BB9	NC SATA ODD D2RN	72
					SATA_RXP2	BD9	NC SATA ODD D2RP	72
					SATA_TXN2	AY13	NC SATA ODD R2D CN	72
					SATA_TXP2	AW13	NC SATA ODD R2D CP	72
76 52	HDA_SYNC	R1111	33	1	SATA_RXN3	BC12	NC SATA D D2RN	72
					SATA_RXP3	BE12	NC SATA D D2RP	72
					SATA_TXN3	AR13	NC SATA D R2D CN	72
					SATA_TXP3	AT13	NC SATA D R2D CP	72
76 52	HDA_RST_L	R1112	33	1	SATA_RXN4/PERN1	BD13	TP PCIE ENET D2RN	72
					SATA_RXP4/PERP1	BE13	TP PCIE ENET D2RP	72
					SATA_TXN4/PETN1	AV15	TP PCIE ENET R2D CN	72
					SATA_TXP4/PETP1	AW15	TP PCIE ENET R2D CP	72
					SATA_RXN5/PERN2	BC14	NC SATA F D2RN	72
					SATA_RXP5/PERP2	BE14	NC SATA F D2RP	72
					SATA_TXN5/PETN2	AV15	NC SATA F R2D CN	72
					SATA_TXP5/PETP2	AR15	NC SATA F R2D CP	72
76 52	HDA_SDOUT	R1113	33	1	SATA_RXN5/PERN2	BC14	NC SATA F D2RN	72
					SATA_RXP5/PERP2	BE14	NC SATA F D2RP	72
					SATA_TXN5/PETN2	AV15	NC SATA F R2D CN	72
					SATA_TXP5/PETP2	AR15	NC SATA F R2D CP	72
70 11	DP_TBT_SEL	B17	(IPD-DOCKEN#?)		SATA_RXN5/PERN2	BC14	NC SATA F D2RN	72
			DOCKEN*/GPIO33		SATA_RXP5/PERP2	BE14	NC SATA F D2RP	72
70 11	ENET_MEDIA_SENSE_RDIV	C22	HDA_DOCK_RST*/GPIO13		SATA_TXN5/PETN2	AV15	NC SATA F R2D CN	72
					SATA_TXP5/PETP2	AR15	NC SATA F R2D CP	72
71 18	XDP_PCH_TCK	AB3	JTAG_TCK (IPD)		SATA_RXN5/PERN2	BC14	NC SATA F D2RN	72
71 18	XDP_PCH_TMS	AD1	JTAG_TMS (IPU)		SATA_RXP5/PERP2	BE14	NC SATA F D2RP	72
71 18	XDP_PCH_TDI	AE2	JTAG_TDI (IPU)		SATA_TXN5/PETN2	AV15	NC SATA F R2D CN	72
71 18	XDP_PCH_TDO	AD3	JTAG_TDO		SATA_TXP5/PETP2	AR15	NC SATA F R2D CP	72
		NC X	F8	TP25	SATA_RXN5/PERN2	BC14	NC SATA F D2RN	72
		NC X	C26	TP22	SATA_RXP5/PERP2	BE14	NC SATA F D2RP	72
		NC X	AB6	TP20	SATA_TXN5/PETN2	AV15	NC SATA F R2D CN	72
		NC X		TP20	SATA_TXP5/PETP2	AR15	NC SATA F R2D CP	72

SATA_RXN0	BC8	NC SATA A D2RN	72 75
SATA_RXP0	BE8	NC SATA A D2RP	72 75
SATA_TXN0	AW8	NC SATA A R2D CN	72 75
SATA_TXP0	AY8	NC SATA A R2D CP	72 75
SATA_RXN1	BC10	NC SATA B D2RN	72 75
SATA_RXP1	BE10	NC SATA B D2RP	72 75
SATA_TXN1	AV10	NC SATA B R2D CN	72 75
SATA_TXP1	AW10	NC SATA B R2D CP	72 75
SATA_RXN2	BB9	NC SATA ODD D2RN	72
SATA_RXP2	BD9	NC SATA ODD D2RP	72
SATA_TXN2	AY13	NC SATA ODD R2D CN	72
SATA_TXP2	AW13	NC SATA ODD R2D CP	72
SATA_RXN3	BC12	NC SATA D D2RN	72
SATA_RXP3	BE12	NC SATA D D2RP	72
SATA_TXN3	AR13	NC SATA D R2D CN	72
SATA_TXP3	AT13	NC SATA D R2D CP	72
SATA_RXN4/PERN1	BD13	TP PCIE ENET D2RN	72
SATA_RXP4/PERP1	BE13	TP PCIE ENET D2RP	72
SATA_TXN4/PETN1	AV15	TP PCIE ENET R2D CN	72
SATA_TXP4/PETP1	AW15	TP PCIE ENET R2D CP	72
SATA_RXN5/PERN2	BC14	NC SATA F D2RN	72
SATA_RXP5/PERP2	BE14	NC SATA F D2RP	72
SATA_TXN5/PETN2	AV15	NC SATA F R2D CN	72
SATA_TXP5/PETP2	AR15	NC SATA F R2D CP	72
SATA_RCOMP	AY5	PCH_SATA_RCOMP	75
SATALED*	AP3	PCH_SATALED_L	11
SATA0GP/GPIO21	AT1	XDP_DC0_DP_AUXCH_ISOL_L	18
SATA1GP/GPIO19	AU2	XDP_DC1_SATARDVR_EN	11 18
SATA_IREF	BD4		
	TP9	BA2 X NC	
	TP8	BB2 X NC	




OMIT\_TABLE

76 35	PCIE_CLK100M_SSD_N	Y43	CLKOUT_PCIE_N0	U1100	CLKOUT_PEG_A_N	AB35	NC_PCIE_CLK100M_ENETN	72
76 35	PCIE_CLK100M_SSD_P	Y45	CLKOUT_PCIE_P0	LYNXPOINT	CLKOUT_PEG_A_P	AB36	NC_PCIE_CLK100M_ENETP	72
				MOBILE	PEG_A_CLKRQ*/GPIO47	AF6	ENET_CLKREQ_L	11 70
35 11	SSD_CLKREQ_L	AB1	PCIECLKRQ0*/GPIO73	(2 OF 11)	PEG_B_CLKRQ*/GPIO56	U4	PCH_PEGCLKRQB_L_GPIO56	11
72	NC_PCIE_CLK100M_ENETSDN	AA44	CLKOUT_PCIE_N1		CLKOUT_PEG_B_N	Y39	NC_PCIE_CLK100M_PEGBN	72
72	NC_PCIE_CLK100M_ENETSDP	AA42	CLKOUT_PCIE_P1		CLKOUT_PEG_B_P	Y38	NC_PCIE_CLK100M_PEGBP	72
18 11	XDP_DD2_ENETSD_CLKREQ_L	AF1	PCIECLKRQ1*/GPIO18		CLKOUT_DPMS_N	AF35	CPU_CLK135M_DPLLREF_N	6 74
76 34	PCIE_CLK100M_AP_N	AB43	CLKOUT_PCIE_N2		CLKOUT_DPMS_P	AF36	CPU_CLK135M_DPLLREF_P	6 74
76 34	PCIE_CLK100M_AP_P	AB45	CLKOUT_PCIE_P2		CLKIN_DMI_N	AY24	PCIE_CLK100M_PCH_N	72
18	XDP_DD3_AP_CLKREQ_L	AF3	PCIECLKRQ2*/GPIO20/SMI*		CLKIN_DMI_P	AW24	PCIE_CLK100M_PCH_P	72
76 37	PCIE_CLK100M_CAMERA_N	AD43	CLKOUT_PCIE_N3		CLKIN_GND_N	AR24	PCH_CLKIN_GNDN	72
76 37	PCIE_CLK100M_CAMERA_P	AD45	CLKOUT_PCIE_P3		CLKIN_GND_P	AT24	PCH_CLKIN_GNDP	72
36 11	CAMERA_CLKREQ_L	T3	PCIECLKRQ3*/GPIO25		CLKIN_DOT96_N	H33	PCH_CLK96M_DOT_N	72
72	NC_PCIE_CLK100M_GPUN	AF43	CLKOUT_PCIE_N4		CLKIN_DOT96_P	G33	PCH_CLK96M_DOT_P	72
72	NC_PCIE_CLK100M_GPUP	AF45	CLKOUT_PCIE_P4		CLKIN_SATA_N	BE6	PCH_CLK100M_SATA_N	72
28 11	TBT_CLKREQ_L	V3	PCIECLKRQ4*/GPIO26		CLKIN_SATA_P	BC6	PCH_CLK100M_SATA_P	72
72	NC_PCIE_CLK100M_PE5N	AE44	CLKOUT_PCIE_N5		REFCLK14IN	F45	PCH_CLK14P3M_REFCLK	72
72	NC_PCIE_CLK100M_PE5P	AE42	CLKOUT_PCIE_P5		CLKIN_33MHZLOOPBACK	D17	PCH_CLK33M_PCIIN	19 74
11	PCH_CLKRQ5_L_GPIO44	AA2	PCIECLKRQ5*/GPIO44	(IPU-RSMRST#)	XTAL25_IN	AM43	SYSLCK_CLK25M_SB_R	19 74
72	NC_PCIE_CLK100M_SWN	AB40	CLKOUT_PCIE_N6		XTAL25_OUT	AL44	X NC	
72	NC_PCIE_CLK100M_SWP	AB39	CLKOUT_PCIE_P6			C40	NC_PCH_GPIO64_CLKOUTFLEX0	72
70 11	PEG_CLKREQ_L	AE4	PCIECLKRQ6*/GPIO45			F38	NC_PCH_GPIO65_CLKOUTFLEX1	72
76 28	PCIE_CLK100M_TBT_N	AJ44	CLKOUT_PCIE_N7	(IPD-PWROK)		F36	NC_PCH_GPIO66_CLKOUTFLEX2	72
76 28	PCIE_CLK100M_TBT_P	AJ42	CLKOUT_PCIE_P7	(IPD-PWROK)		F39	NC_PCH_GPIO67_CLKOUTFLEX3	72
11	PCH_CLKRQ7_L_GPIO46	Y3	PCIECLKRQ7*/GPIO46	(IPD-PWROK)				
			(IPU-RSMRST#)					
76 72	NC_ITPXD_P_CLK100MN	AB43	CLKOUT_ITPXD_P_N	(IPD-PWROK)	ICLK_IREF	AM45		
76 72	NC_ITPXD_P_CLK100MP	AB45	CLKOUT_ITPXD_P_P	(IPD-PWROK)		TP19	AD39 X NC	
				(IPD-PWROK)		TP18	AD38 X NC	
76 19	LPC_CLK33M_SMC_R	D44	CLKOUT_33MHZ0	(IPD-PWROK)				
76 19	LPC_CLK33M_LPCPLUS_R	E44	CLKOUT_33MHZ1	(IPD-PWROK)				
72	NC_PCI_CLK33M_OUT2	B42	CLKOUT_33MHZ2	(IPD-PWROK)				
72	NC_PCI_CLK33M_OUT3	F41	CLKOUT_33MHZ3	(IPD-PWROK)				
76 19	PCH_CLK33M_PCIEOUT	A40	CLKOUT_33MHZ4	(IPD-PWROK)				


CLKOUT_PEG_A_N	AB35	NC_PCIE_CLK100M_ENETN	72
CLKOUT_PEG_A_P	AB36	NC_PCIE_CLK100M_ENETP	72
PEG_A_CLKRQ*/GPIO47	AF6	ENET_CLKREQ_L	11 70
PEG_B_CLKRQ*/GPIO56	U4	PCH_PEGCLKRQB_L_GPIO56	11
CLKOUT_DMI_N	AF39	DMI_CLK100M_CPU_N	6 74
CLKOUT_DMI_P	AF40	DMI_CLK100M_CPU_P	6 74
CLKOUT_DP_N	AJ40	CPU_CLK135M_DPLLSS_N	6 74
CLKOUT_DP_P	AJ39	CPU_CLK135M_DPLLSS_P	6 74
CLKOUT_DPMS_N	AF35	CPU_CLK135M_DPLLREF_N	6 74
CLKOUT_DPMS_P	AF36	CPU_CLK135M_DPLLREF_P	6 74
CLKIN_DMI_N	AY24	PCIE_CLK100M_PCH_N	72
CLKIN_DMI_P	AW24	PCIE_CLK100M_PCH_P	72
CLKIN_GND_N	AR24	PCH_CLKIN_GNDN	72
CLKIN_GND_P	AT24	PCH_CLKIN_GNDP	72
CLKIN_DOT96_N	H33	PCH_CLK96M_DOT_N	72
CLKIN_DOT96_P	G33	PCH_CLK96M_DOT_P	72
CLKIN_SATA_N	BE6	PCH_CLK100M_SATA_N	72
CLKIN_SATA_P	BC6	PCH_CLK100M_SATA_P	72
REFCLK14IN	F45	PCH_CLK14P3M_REFCLK	72
CLKIN_33MHZLOOPBACK	D17	PCH_CLK33M_PCIIN	19 74
XTAL25_IN	AM43	SYSLCK_CLK25M_SB_R	19 74
XTAL25_OUT	AL44	X NC	
(IPD-PWROK) CLKOUTFLEX0/GPIO64	C40	NC_PCH_GPIO64_CLKOUTFLEX0	72
(IPD-PWROK) CLKOUTFLEX1/GPIO65	F38	NC_PCH_GPIO65_CLKOUTFLEX1	72
(IPD-PWROK) CLKOUTFLEX2/GPIO66	F36	NC_PCH_GPIO66_CLKOUTFLEX2	72
(IPD-PWROK) CLKOUTFLEX3/GPIO67	F39	NC_PCH_GPIO67_CLKOUTFLEX3	72
ICLK_IREF	AM45		
TP19	AD39	X NC	
TP18	AD38	X NC	
DIFFCLK_BIASREF	AN44	PCH_DIFFCLK_BIASREF	72

NOTE: ENET pair only used if SD Card Reader is USB3.

Unused clock terminations for FCIM Mode



NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT\_PEG outputs can be used for those devices.



Connect to ENET\_MEDIA\_SENSE via alias if HDA = 3.3V.  
 Connect to ENET\_MEDIA\_SENSE via 12K R if HDA = 1.5V.  
 If HDA = S0, must also ensure that signal cannot be high in S3.

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 11 OF 118

SHEET: 11 OF 81



D

C

B


A

D

C

B

A



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH PCI-E/USB

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 13 OF 118

SHEET: 13 OF 81

Pull-up/down on chipset support page (depends on TBT controller)  
 Redwood Ridge: TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0), no isolation necessary.  
 Cactus Ridge: TBT\_CIO\_PLUG\_EVENT, requires pull-down & isolation.


OMIT\_TABLE

Pin	Signal	Pin	Signal
28 20	TBT_CIO_PLUG_EVENT_L	AT8	DBUSY*/GPIO0
70 14	FW_PME_L	F13	TACH1/GPIO1
70 14	DPMUX_UC_IRO	A14	TACH2/GPIO6
41 14	SMC_RUNTIME_SCI_L	G15	TACH3/GPIO7
100 14	XDP_FC0_HDD_PWR_EN	Y1	GPIO8 (IPU-RSMRST#)
70 14	WOL_EN	K13	LAN_PHY_PWR_CTRL/GPIO12
70 14	MEM_VDD_SEL_1V5_L	AB11	GPIO15
18 14	XDP_DDO_SSD_PCIE_SEL_L	AN2	SATA4GP/GPIO16 (IPU-Boot/SATA4GP?)
71 50 14	LPCPLUS_GPIO	C14	TACH0/GPIO17
20 14	JTAG_TBT_TMS_PCH	BB4	SCLOCK/GPIO22
70 14	TBT_GO2SX_BIDIR	Y10	GPIO24
41 14	SMC_WAKE_SCI_L	R11	GPIO27 (IPU-DeepSx)
21	ISOLATE_CPU_MEM_L	AD11	GPIO28
29	TBT_POC_RESET_L	AN6	GPIO34
10	XDP_FC1_GPU_GOOD	AP1	GPIO35/NMI*
18 14	XDP_DC2_ODD_PWR_EN_L	AT3	SATA2GP/GPIO36 (IPD-PLTRST#)
18	XDP_DC3_JTAG_ISP_TCK	AK1	SATA3GP/GPIO37 (IPD-PLTRST#)
20 14	JTAG_ISP_TDO	AT7	SLOAD/GPIO38
20 14	JTAG_ISP_TDI	AM3	SDATAOUT0/GPIO39
70 14	FW_PWR_EN_PCH	AN4	SDATAOUT1/GPIO48
10	XDP_DD1_MLB_RAMCFG1	AK3	SATA5GP/GPIO49 (IPU-Boot/SATA5GP?)
71 50 14	SPIROM_USE_MLB	U12	GPIO57
20 14	MLB_RAMCFG3	C16	TACH4/GPIO68
20 14	MLB_RAMCFG2	D13	TACH5/GPIO69
20	SD_SEL_PCIE_L_USB_H	G13	TACH6/GPIO70 (IPU-Boot?)
20	MLB_RAMCFG0	H15	TACH7/GPIO71 (IPU-Boot?)





BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.  
 Systems with chip-down memory should add pull-downs on another page and set straps per software.




NOTE: GPIO0 pull-up/down on project-specific page

NOTE: GPIO70 pull-up/down on project-specific page




SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
<b>PCH GPIO/MISC/NCTF</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	14 OF 118
		SHEET	14 OF 81



Current data from LPT EDS (doc #486708, Rev 1.0).


PAGE TITLE		DRAWING NUMBER		SIZE
PCH Power		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		15 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		15 OF 81
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>PCH Grounds</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	16 OF 118
		SHEET	16 OF 81






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		


SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>PCH DECOUPLING</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	17 OF 118
		SHEET	17 OF 81



## PCH Reset Button




## PCH PWROK Generation



NOTE: ALL\_SYS\_PWRGD must remain low until at least 5ms after all rails are valid.


## PCH 33MHz Clocks



## System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO\_25M\_A: SB power rail for XTAL circuit.  
VDDIO\_25M\_B: Camera power rail for XTAL circuit.  
VDDIO\_25M\_C: Thunderbolt power rail for XTAL circuit.

NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.



## PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.






PAGE TITLE		SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>Chipset Support</b>				DRAWING NUMBER	SIZE
Apple Inc.				<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				REVISION	<E4LABEL>
				BRANCH	<BRANCH>
				PAGE	19 OF 118
				SHEET	19 OF 81


# RIO SD Card Reader Support

# LCD HPD Inverter


# Platform Reset Connections



# HDMI HPD pull-down




# RAM Configuration Straps




# Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




# Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




# Redwood Ridge Support

RR output is open-drain, no isolation necessary




# Redwood Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa. Isolation ensures no leakage to RR or PCH. U2060 supports I/O's powered when VCC=0V




# GS3 Connector Support

DEVSLP not supported on LPT-H



# GPIO Glitch Prevention




SYNC MASTER=J15 REFERENCE		SYNC DATE=01/14/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:		PAGE	20 OF 118
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	20 OF 81
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.


$CPUVDDQ\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) * PM\_SLP\_S4\_L$   
 $MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) * PM\_SLP\_S3\_L$   
 $MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L$



MEM S0 "PGOOD" for CPU



MEMVTT Clamp  
Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012  
**CPU Memory S3 Support**  
 Apple Inc.  
 DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 21 OF 118  
 SHEET: 21 OF 81  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# Page Notes

Power aliases required by this page:

- =PP3V3\_S3\_VREFMRGN
- =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:


- =I2C\_VREFDACS\_SCL
- =I2C\_VREFDACS\_SDA
- =I2C\_PCA9557D\_SCL
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:

- DDRVREF\_DAC - Stuffs DAC margining circuit.

## CPU-Based Margining

FETs for CPU isolation during S3




NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure ISOLATE\_CPU\_MEM\_L is low to remove short due to CPU.


## VRef Dividers

Always used, regardless of margining option.



## DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST\* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.200V - 1.800V (+/- 300mV)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 3.004V (0x00 - 0xE9)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		1.199V - 1.801V (+/- 301mV)
Vref current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		+36uA - -36uA (- = sourced)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		2.575mV / step @ output

NOTE: DDR3 assumes TPS51916 supply with 10.0k/49.9k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider


SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

### DDR3 VREF MARGINING

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 118  
 SHEET: 22 OF 81



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>DDR3 SDRAM Bank A (1 OF 2)</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
		PAGE	23 OF 118
		SHEET	23 OF 81



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)

SYNC MASTER=J15 MLB SYNC DATE=10/31/2012




DDR3 SDRAM Bank A (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 24 OF 118  
 SHEET: 24 OF 81







SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 25 OF 118  
SHEET: 25 OF 81



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 26 OF 118  
 SHEET: 26 OF 81

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D

C

B



A

D


C

B


A



MEM Clock Termination  
Place RC end termination after last DRAM  
Place Source Cterm at neckdown at first DRAM




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>DDR3 Termination</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	27 OF 118
		SHEET	27 OF 81



CRITICAL OMIT\_TABLE

U2800  
REDWOOD-RIDGE  
FCBGA  
(1 OF 2)



SNK0 AC Coupling

74 70 5	DP_TBTSNK0_ML_C_P<0>	C2820	100K	DP_TBTSNK0_ML_P<0>	E14
74 70 5	DP_TBTSNK0_ML_C_N<0>	C2821	100K	DP_TBTSNK0_ML_N<0>	D13
74 70 5	DP_TBTSNK0_ML_C_P<1>	C2822	100K	DP_TBTSNK0_ML_P<1>	E16
74 70 5	DP_TBTSNK0_ML_C_N<1>	C2823	100K	DP_TBTSNK0_ML_N<1>	D15
74 70 5	DP_TBTSNK0_ML_C_P<2>	C2824	100K	DP_TBTSNK0_ML_P<2>	E18
74 70 5	DP_TBTSNK0_ML_C_N<2>	C2825	100K	DP_TBTSNK0_ML_N<2>	D17
74 70 5	DP_TBTSNK0_ML_C_P<3>	C2826	100K	DP_TBTSNK0_ML_P<3>	E20
74 70 5	DP_TBTSNK0_ML_C_N<3>	C2827	100K	DP_TBTSNK0_ML_N<3>	D19
74 70 12	DP_TBTSNK0_AUXCH_C_P	C2828	100K	DP_TBTSNK0_AUXCH_P	G4
74 70 12	DP_TBTSNK0_AUXCH_C_N	C2829	100K	DP_TBTSNK0_AUXCH_N	G2

SNK1 AC Coupling

74 70 5	DP_TBTSNK1_ML_C_P<0>	C2830	100K	DP_TBTSNK1_ML_P<0>	E6
74 70 5	DP_TBTSNK1_ML_C_N<0>	C2831	100K	DP_TBTSNK1_ML_N<0>	D6
74 70 5	DP_TBTSNK1_ML_C_P<1>	C2832	100K	DP_TBTSNK1_ML_P<1>	E8
74 70 5	DP_TBTSNK1_ML_C_N<1>	C2833	100K	DP_TBTSNK1_ML_N<1>	D7
74 70 5	DP_TBTSNK1_ML_C_P<2>	C2834	100K	DP_TBTSNK1_ML_P<2>	E10
74 70 5	DP_TBTSNK1_ML_C_N<2>	C2835	100K	DP_TBTSNK1_ML_N<2>	D9
74 70 5	DP_TBTSNK1_ML_C_P<3>	C2836	100K	DP_TBTSNK1_ML_P<3>	E12
74 70 5	DP_TBTSNK1_ML_C_N<3>	C2837	100K	DP_TBTSNK1_ML_N<3>	D11
74 70 12	DP_TBTSNK1_AUXCH_C_P	C2838	100K	DP_TBTSNK1_AUXCH_P	H3
74 70 12	DP_TBTSNK1_AUXCH_C_N	C2839	100K	DP_TBTSNK1_AUXCH_N	H1

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash. If strap != bit then security is enabled?

Divides 3.3V to 1.8V

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX


SYNC MASTER=T29 RR SYNC DATE=01/14/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 28 OF 118  
SHEET: 28 OF 81



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

## Thunderbolt 15V Boost Regulator



### BATLOW# Isolation




SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
Thunderbolt Mobile Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)


### Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).  
Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>Thunderbolt Connector B</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	33 OF 118
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	32 OF 81
IV ALL RIGHTS RESERVED			







### DDC Crossbar

Only necessary on dual-port hosts.  
On single-port hosts alias TBTPA\_DDC to TBTSNK0\_DDC.  
NEVER SEND AUXCH THROUGH CROSSBAR!

### Second TBT Port HV Boost Enable



SYNC MASTER=J15 REFERENCE		SYNC DATE=11/16/2012	
<b>DDC Crossbar</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	34 OF 118
		SHEET	33 OF 81



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 00HM, 0201	L3570,L3571,L3573,L3574		

**3.3V WLAN Switch**

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max


**AIRPORT**

**BLUETOOTH**


**Supervisor & CLKREQ # Isolation**

Delay = 130 ms +/- 20%


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>X29C CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	35 OF 118
		SHEET	34 OF 81



SYNC MASTER=CLEAN MLB KEPLER		SYNC DATE=06/08/2013	
<b>SSD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		<BRANCH>	
		PAGE	37 OF 118
		SHEET	35 OF 81



PAGE TITLE		SYNC DATE=06/13/2013	
<b>Camera 1 of 2</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	39 OF 118
		SHEET	36 OF 81



**CAMERA SENSOR**

**DRAM CFG Chart**

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

Camera 2 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 40 OF 118  
 SHEET: 37 OF 81

remove DRAM SPD Straps

NOTE: TBD PPM crystal required

CRITICAL


ALS

518S0892

77.2 mA nominal max  
96.2 mA peak

### USB Port Power Switch

### Left USB Port A



CURRENT LIMIT (R4600+R4601): 2.19A MIN / 2.76A MAX

We can add protection to 5V if we want, but leaving NC for now  
Place L4605 and L4615 at connector pin



### USB/SMC Debug Mux

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>USB 3.0 CONNECTORS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	
		PAGE	46 OF 118
		SHEET	38 OF 81

# IPD Flex Connector


## SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDed with PSOC power to isolate when PSOC is not powered.  
No IPD on OE input pin PP3V3\_S4 (symbol error).




## Keyboard Connector

518S0752  
CRITICAL  
J4813




## PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



## TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J5800  
THIS ASSUMES THERE'S A PP3V42\_G3H PULL UP ON MLB



THE TPAD BUTTONS WILL BE DISABLE  
WHEN THE LID IS CLOSED  
LID OPEN => SMC\_LID\_LC ~ 3.42V  
LID CLOSE => SMC\_LID\_LC < 0.50V

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W	
		800A		0.204 V	16.32E-6 W	
		60MA (MAX)	10 OHM	0.6 V	36E-3 W	
3V3 LDO	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W	
		8MA (TYP)	1.5 OHM	0.012 V	96E-6 W	
PSOC	VDD	14MA (MAX)		0.021 V	294E-6 W	
		4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	
18V BOOSTER	VIN	4MA (MAX)				


SYNC MASTER=CHANG J45 SYNC DATE=03/15/2013  
PAGE TITLE  
**KEYBOARD/TRACKPAD (1 OF 2)**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
<SCH\_NUM> D  
REVISION  
<E4LABEL>  
BRANCH  
<BRANCH>  
PAGE  
48 OF 118  
SHEET  
39 OF 81

Keyboard Backlight Connector



www.chinafix.com

SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE <b>KEYBOARD/TRACKPAD (2 OF 2)</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 49 OF 118		SHEET 40 OF 81	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

PP3V42\_G3H

L5001  
30-OHM-1.7A

PP3V3\_S5\_SMC\_VDDA

VOLTAGE=3.3V

D

D

C


C

B


B

A

A



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=CHANG J45 SYNC DATE=03/15/2013


<b>SMC</b>	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 50 OF 118	SHEET 41 OF 81

8 7 6 5 4 3 2 1


SMC Reset "Button", Supervisor & AVREF Supply





Debug Power "Buttons"



SMC Crystal Circuit



SMC12 PECEI SUPPORT



Signal	Resistor	Value	Power	Notes
SMC PME S4 DARK L	R5169	100K	1/20W	MF 201
SMC_ONOFF_L	R5170	10K	1/20W	MF 201
G3 POWERON L	R5172	10K	1/20W	MF 201
SMC LID	R5171	100K	1/20W	MF 201
SMC_TX_L	R5173	10K	1/20W	MF 201
SMC_RX_L	R5174	100K	1/20W	MF 201
SMC_DEBUGPRT_TX_L	R5175	20K	1/20W	MF 201
SMC_DEBUGPRT_RX_L	R5176	20K	1/20W	MF 201
SMC_TMS	R5177	10K	1/20W	MF 201
SMC_TDO	R5178	10K	1/20W	MF 201
SMC_TDI	R5179	10K	1/20W	MF 201
SMC_TCK	R5180	10K	1/20W	MF 201
SMC_BIL_BUTTON_L	R5181	10K	1/20W	MF 201
SMC_BC_ACOK	R5187	470K	1/20W	MF 201
SMC_S5_PWRGD_VIN	R5192	100K	1/20W	MF 201
SMC_INT_L	R5193	10K	1/20W	MF 201
CPU_THRMTRIP_3V3	R5194	100K	1/20W	MF 201
SPI_DESCRIPTOR_OVERRIDE_L	R5195	10K	1/20W	MF 201
SMC_ROMBOOT	R5188	1K	1/20W	MF 201
SMC_THRMTRIP	R5186	10K	1/20W	MF 201
SMC_DELAYED_PWRGD	R5191	100K	1/20W	MF 201
SMC_PM_G2_EN	R5198	100K	1/20W	MF 201
SMC_ADAPTER_EN	R5185	10K	1/20W	MF 201
SMC_S4_WAKESRC_EN	R5190	100K	1/20W	MF 201
WIFI_EVENT_L	R5189	10K	1/20W	MF 201

SYNC MASTER=CHANG J45 SYNC DATE=11/12/2012

**SMC Shared Support**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	51 OF 118	SHEET	42 OF 81

D

D

C

C

B


B

A

A




57 56 43 42 41	SMC_BC_ACOK	==	SMC_BC_ACOK	41 42 43 56 57	43 41	NC_ENET_ASF_GPIO	==	NC_ENET_ASF_GPIO	41 43
43 41	NC_HISIDE_ISENSE_OC	==	NC_HISIDE_ISENSE_OC	41 43	43 41	NC_SMC_SYS_LED	==	NC_SMC_SYS_LED	41 43
46 43 41	SMC_CPUPKG_VSENSE	==	SMC_CPUPKG_VSENSE	41 43 46	43 41	NC_MEM_EVENT_L	==	NC_MEM_EVENT_L	41 43
46 43 41	SMC_CPUPKG_ISENSE	==	SMC_CPUPKG_ISENSE	41 43 46	43 41	NC_SMC_ODD_DETECT	==	NC_SMC_ODD_DETECT	41 43
43 41	NC_SMC_ADC2	==	NC_SMC_ADC2	41 43	43 41	NC_IR_RX_OUT_RC	==	NC_IR_RX_OUT_RC	41 43
45 43 41	SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	41 43 45	43 41	NC_SYS_TDM_ONEWIRE	==	NC_SYS_TDM_ONEWIRE	41 43
45 43 41	SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	41 43 45	43 41	NC_SYS_GFX_THROTTLE_L	==	NC_SYS_GFX_THROTTLE_L	41 43
45 43 41	SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	41 43 45	43 41	NC_SYS_GFX_OVERTEMP	==	NC_SYS_GFX_OVERTEMP	41 43
46 43 41	SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	41 43 46					
45 43 41	SMC_CHGR_BMON_ISENSE	==	SMC_CHGR_BMON_ISENSE	41 43 45					
45 43 41	SMC_CPU_HI_ISENSE	==	SMC_CPU_HI_ISENSE	41 43 45					
45 43 41	SMC_OTHER3V3_HI_ISENSE	==	SMC_OTHER3V3_HI_ISENSE	41 43 45					
46 43 41	SMC_P1V35MEM_ISENSE	==	SMC_P1V35MEM_ISENSE	41 43 46					
47 43 41	SMC_CPUPDDR_ISENSE	==	SMC_CPUPDDR_ISENSE	41 43 47					
47 43 41	SMC_LCDPANEL_ISENSE	==	SMC_LCDPANEL_ISENSE	41 43 47					
45 43 41	SMC_OTHER5V_HI_ISENSE	==	SMC_OTHER5V_HI_ISENSE	41 43 45					
43 41	NC_SMC_ADC14	==	NC_SMC_ADC14	41 43					
43 41	NC_SMC_ADC15	==	NC_SMC_ADC15	41 43					
43 41	NC_SMC_ADC16	==	NC_SMC_ADC16	41 43					
47 43 41	SMC_LCDBKLT_ISENSE	==	SMC_LCDBKLT_ISENSE	41 43 47					
43 41	NC_SMC_ADC18	==	NC_SMC_ADC18	41 43					
43 41	NC_SMC_ADC19	==	NC_SMC_ADC19	41 43					
47 43 41	SMC_S2_ISENSE	==	SMC_S2_ISENSE	41 43 47					
43 41	NC_SMC_ADC21	==	NC_SMC_ADC21	41 43					
47 43 41	SMC_X29_ISENSE	==	SMC_X29_ISENSE	41 43 47					
46 43 41	SMC_TBT_ISENSE	==	SMC_TBT_ISENSE	41 43 46					
43 41	NC_SMBUS_SMC_4_ASF_SCL	==	NC_SMBUS_SMC_4_ASF_SCL	41 43					
43 41	NC_SMBUS_SMC_4_ASF_SDA	==	NC_SMBUS_SMC_4_ASF_SDA	41 43					
80 43 41	NC_SMBUS_SMC_3_SCL	==	NC_SMBUS_SMC_3_SCL	41 43 80					
80 43 41	NC_SMBUS_SMC_3_SDA	==	NC_SMBUS_SMC_3_SDA	41 43 80					
43 41	NC_BDV_BKL_PWM	==	NC_BDV_BKL_PWM	41 43					
43 42 41 28 20	SMC_PME_S4_DARK_L	==	SMC_PME_S4_DARK_L	20 28 41 42 43					

Spare S4 IRQ




Hall Effect pads

APN: 998-3029  
OMIT\_TABLE  
J5250  
HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	

PAGE TITLE		SMC Project Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	52 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	43 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	53 OF 118
		SHEET	44 OF 81


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER



DC-IN (AMON) Current Sense Filter



SYNC MASTER=CHANG J45		SYNC DATE=12/21/2012	
High Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	45 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SSD CURRENT SENSE

CPU PKG Load Side Current Sense / Filter

TBT Router CURRENT SENSE


DDR3 1.35V DRAM ONLY CURRENT SENSE / FILTER

CPU Vcore Voltage Sense / Filter

Individual Sense R is 0.75mOhm  
 EDP: 95A TDP: 45A  
 (Effective Sense R is 0.25mOhm due to summing of the 3 phases)

Gain: 137.77x  
 Scale: 29.03A / V  
 Max VOut: 3.3V at 95.8A

SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE			
Load Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	55 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	7	RES,MTL FILM,100K,5,1/20W,0201,SMD,LF	0201,0201,0201,0201,0201,0201,0201		SENSOR_NONPROD:N


SYNC MASTER=CHANG J45      SYNC DATE=12/21/2012  
 PAGE TITLE      **Debug Sensors**  
 Apple Inc.  
 DRAWING NUMBER      <SCH\_NUM>      D  
 REVISION      <E4LABEL>  
 BRANCH      <BRANCH>  
 PAGE      56 OF 118  
 SHEET      47 OF 81

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


LEFT FIN STACK/RIGHT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY




X29 PROXIMITY




SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	58 OF 118
		SHEET	48 OF 81



Left Fan




Right Fan




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>Fan Connectors</b>			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 118
		SHEET	49 OF 81


### SPI Bus Series Termination




### SMC12 SPI SUPPORT



### LPC+SPI Connector



### SPI ROM




NOTE: If HOLD\* is asserted ROM will ignore SPI cycles in normal and dual-IO modes.


NOTE: Not all ROM APNs currently used support quad-IO. Also not compatible with Matt card ROM override. Quad-IO support is for experimentation only.

SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
PAGE TITLE <b>SPI ROM / LPC+SPI Conn.</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 61 OF 118	SHEET 50 OF 81

AUDIO CODEC, ANALOG BLOCKS  
APPLE P/N 353S4080





4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456




PAGE TITLE		DRAWING NUMBER		SIZE
AUDIO:CODEC, ANALOG		<SCH NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		62 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		51 OF 81
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

AUDIO CODEC, DIGITAL BLOCKS  
APPLE P/N 353S4080






SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE <b>AUDIO:CODEC, DIGITAL</b>			
Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 63 OF 118	SHEET 52 OF 81

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
 APN: 353S2888 & 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = NOM 569 HZ  
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 118
		SHEET	53 OF 81



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: JACK</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		PAGE	65 OF 118
		SHEET	54 OF 81

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETS OPEN

2-MIC CONNECTOR  
APN: 518S0769






SPEAKER CONNECTOR  
HP=80HZ  
APN: 518S0672

CRITICAL  
J6602  
78171-6006  
M-RT-SM

CRITICAL  
J6603  
78171-6006  
M-RT-SM

APN: 514-0875


J6600  
AUDIO-SPDIF-J44  
F-RT-TH



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE <b>AUDIO: JACK TRANSLATORS</b>			
Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 66 OF 118	SHEET 55 OF 81









SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH NUM>		D	
REVISION		REVISION	
<E4LABEL>		<E4LABEL>	
BRANCH		BRANCH	
<BRANCH>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		PAGE	
71 OF 118		71 OF 118	
SHEET		SHEET	
57 OF 81		57 OF 81	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S4170	1	IC, ISL95826R6200, PWM, PGOOD, SCREEN, 32P, QFN	U7200	CRITICAL	




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	72 OF 118
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	58 OF 81
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Vout = 1.85V max  
 95A max output  
 f = 450 kHz

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	73 OF 118
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	59 OF 81
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# DDR3L (1V35 S3) REGULATOR




PAGE TITLE		SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>1.35V DDR3L SUPPLY</b>					
		DRAWING NUMBER		SIZE	
		<SCH NUM>		D	
		REVISION		<E4LABEL>	
		BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		74 OF 118	
		SHEET		60 OF 81	



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>5V / 3.3V Power Supply</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	75 OF 118
		SHEET	61 OF 81

# 1V05 S0 REGULATOR




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
1V05V POWER SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	76 OF 118
		SHEET	62 OF 81

# Page Notes

Power aliases required by this page:  
 - =PPVIN\_S0\_LCDBKLT (9-12.6V LCD Backlight Input)  
 - =PP5V\_S0\_BKLTCTRL (5V Backlight Driver Input)  
 - =PP5V\_S0\_KBDLED (5V Keyboard Backlight Input)


BOM options provided by this page:  
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds  
 BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	8	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	#116S0004,#116S0005,#116S0006,#116S0007,#116S0008		BKLT:PROD




SYNC MASTER=CLEAN MLB KEPLER		SYNC DATE=06/13/2013	
<b>LCD/KBD Backlight Driver</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 118
		SHEET	63 OF 81


### 1.5V S0 Regulator




### 1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>Misc Power Supplies</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	78 OF 118
		SHEET	64 OF 81








PAGE TITLE		SYNC DATE=10/31/2012	
<b>Power FETs</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		<BRANCH>	
PAGE	80 OF 118	SHEET	65 OF 81



LCD PANEL INTERFACE (eDP)




LCD Panel HPD & AUX strapping




CRITICAL  
J8300  
20525-130E-01  
F-RT-SM


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE <b>eDP Display Connector</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 83 OF 118	SHEET 67 OF 81




Wire-to-Board (Micro-coax) Connector



Board-to-Board (Flex) Connector



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>RIO Connectors</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	68 OF 118
		SHEET	68 OF 81



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

PAGE TITLE

## Power Aliases

Apple Inc.

<b>&lt;SCH_NUM&gt;</b>	<b>SIZE</b>
<b>&lt;E4LABEL&gt;</b>	<b>REVISION</b>
<b>&lt;BRANCH&gt;</b>	<b>BRANCH</b>
<b>100 OF 118</b>	<b>PAGE</b>
<b>69 OF 81</b>	<b>SHEET</b>

**NOTICE OF PROPRIETARY PROPERTY:**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

### Display Aliases

```

71 70 67 12 EDP_IG_PANEL_PWR == EDP_IG_PANEL_PWR 12 67 70 71
MAKE_BASE=TRUE
71 70 63 12 EDP_IG_BKL_ON == EDP_IG_BKL_ON 12 63 70 71
MAKE_BASE=TRUE
70 63 12 EDP_IG_BKL_PWM == EDP_IG_BKL_PWM 12 63 70
MAKE_BASE=TRUE
74 67 5 DP_INT_ML_C_P<3..0> == TP_DP_IG_A_MLP<3..0>
MAKE_BASE=TRUE
74 67 5 DP_INT_ML_C_N<3..0> == TP_DP_IG_A_MLN<3..0>
MAKE_BASE=TRUE
74 70 67 5 DP_INT_AUXCH_C_P == DP_INT_AUXCH_C_P 5 67 70 74
MAKE_BASE=TRUE
74 70 67 5 DP_INT_AUXCH_C_N == DP_INT_AUXCH_C_N 5 67 70 74
MAKE_BASE=TRUE
70 28 12 DP_TBTSNK0_HPD == DP_TBTSNK0_HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK0_ML_C_P<3..0> == TP_DP_IG_B_MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK0_ML_C_N<3..0> == TP_DP_IG_B_MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK0_AUXCH_C_P == DP_TBTSNK0_AUXCH_C_P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK0_AUXCH_C_N == DP_TBTSNK0_AUXCH_C_N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK0_DDC_DATA == DP_TBTSNK0_DDC_DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK0_DDC_CLK == DP_TBTSNK0_DDC_CLK 12 33 70
MAKE_BASE=TRUE
70 28 12 DP_TBTSNK1_HPD == DP_TBTSNK1_HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK1_ML_C_P<3..0> == TP_DP_IG_C_MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK1_ML_C_N<3..0> == TP_DP_IG_C_MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK1_AUXCH_C_P == DP_TBTSNK1_AUXCH_C_P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK1_AUXCH_C_N == DP_TBTSNK1_AUXCH_C_N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK1_DDC_DATA == DP_TBTSNK1_DDC_DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK1_DDC_CLK == DP_TBTSNK1_DDC_CLK 12 33 70
MAKE_BASE=TRUE
70 68 20 12 HDMI_HPD == HDMI_HPD 12 20 68 70
MAKE_BASE=TRUE
74 71 68 HDMI_DATA_P<0..2> == TP_DP_IG_D_MLP<2..0> 5
MAKE_BASE=TRUE
74 71 68 HDMI_DATA_N<0..2> == TP_DP_IG_D_MLN<2..0> 5
MAKE_BASE=TRUE
74 71 70 68 5 HDMI_CLK_P == HDMI_CLK_P 5 68 70 71 74
MAKE_BASE=TRUE
74 71 70 68 5 HDMI_CLK_N == HDMI_CLK_N 5 68 70 71 74
MAKE_BASE=TRUE
71 70 68 12 HDMI_DDC_CLK == HDMI_DDC_CLK 12 68 70 71
MAKE_BASE=TRUE
71 70 68 12 HDMI_DDC_DATA == HDMI_DDC_DATA 12 68 70 71
MAKE_BASE=TRUE

```

CPU signals

```

70 60 21 MEMVTT_EN == MEMVTT_EN 21 60 70
MAKE_BASE=TRUE

```

### Thunderbolt Signals Through PEG

```

74 28 5 PCIE_TBT_D2R_P<3..0> == =PEG_D2R_P<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_D2R_N<3..0> == =PEG_D2R_N<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_R2D_C_P<3..0> == =PEG_R2D_C_P<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_R2D_C_N<3..0> == =PEG_R2D_C_N<3..0>
MAKE_BASE=TRUE

```

### Unused PEG Lanes

```


5 TP_PEG_D2RP<15..4> == =PEG_D2R_P<15..4>
MAKE_BASE=TRUE
5 TP_PEG_D2RN<15..4> == =PEG_D2R_N<15..4>
MAKE_BASE=TRUE
5 TP_PEG_R2D_CP<15..4> == =PEG_R2D_C_P<15..4>
MAKE_BASE=TRUE
5 TP_PEG_R2D_CN<15..4> == =PEG_R2D_C_N<15..4>
MAKE_BASE=TRUE

```

```

77 74 70 24 23 22 PP0V75_S3_MEM_VREFDQ_A == 0.675V TRUE PP0V75_S3_MEM_VREFDQ_A 22 23 24 70 74
74 70 26 25 22 PP0V75_S3_MEM_VREFDQ_B == 0.675V TRUE PP0V75_S3_MEM_VREFDQ_B 22 25 26 70 74
77 74 70 24 23 22 PP0V75_S3_MEM_VREFCA_A == 0.675V TRUE PP0V75_S3_MEM_VREFCA_A 22 23 24 70 74
74 70 26 25 22 PP0V75_S3_MEM_VREFCA_B == 0.675V TRUE PP0V75_S3_MEM_VREFCA_B 22 25 26 70 74

```




### Unused signals

```

12 BT_PWRRST_L
14 MEM_VDD_SEL_1V5_L
14 FW_PWR_EN_PCH
14 WOL_EN
14 FW_PME_L
14 DP_TBT_SEL
11 ENET_MEDIA_SENSE_RDIV
12 AUD_IPHS_SWITCH_EN_PCH
12 AUD_IP_PERIPHERAL_DET
12 AUD_I2C_INT_L
14 TBT_GO2SX_BIDIR
14 DPMUX_UC_IRO
11 PEG_CLKREQ_L
11 ENET_CLKREQ_L
12 ENET_LOW_PWR_PCH
12 HDMI_TBTMUX_SEL_TBT
28 SDCONN_OC_L

```



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>Signal Aliases</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	102 OF 118
		SHEET	70 OF 81

# Functional Test Points

**J3501 - airport**

TRUE	AP_CLKREQ_Q_L	34
TRUE	AP_RESET_CONN_L	34
TRUE	PCIE_AP_D2R_PI_N	34 76
TRUE	PCIE_AP_D2R_PI_P	34 76
TRUE	PCIE_AP_R2D_N	34 76
TRUE	PCIE_AP_R2D_P	34 76
TRUE	PCIE_CLK100M_AP_CONN_N	34 76
TRUE	PCIE_CLK100M_AP_CONN_P	34 76
TRUE	PCIE_WAKE_L	12 34 36 76
TRUE	PP3V3_S3RS4_BT_F	34
TRUE	PP3V3_WLAN	34 42
TRUE	USB_BT_CONN_N	34 75
TRUE	USB_BT_CONN_P	34 75
TRUE	WIFI_EVENT_L	34 41 42
TRUE	GND	4X

**J4002 - Camera**

TRUE	MIPI_CLK_CONN_N	37 79
TRUE	MIPI_CLK_CONN_P	37 79
TRUE	CAM_SENSOR_WAKE_L_CONN	37
TRUE	MIPI_DATA_CONN_N	37 79
TRUE	MIPI_DATA_CONN_P	37 79
TRUE	SMBUS_SMC_0_S0_SDA	37 41 44 48 80
TRUE	SMBUS_SMC_0_S0_SCL	37 41 44 48 80
TRUE	I2C_CAM_SCK	36 37
TRUE	I2C_CAM_SDA	36 37
TRUE	PP5V_S3RS0_ALSCAM_F	37
TRUE	GND	

**J9500 - rio coax**

TRUE	HDMI_CLK_N	5 68 70 74
TRUE	HDMI_CLK_P	5 68 70 74
TRUE	HDMI_DATA_N<0>	68 70 74
TRUE	HDMI_DATA_N<1>	68 70 74
TRUE	HDMI_DATA_N<2>	68 70 74
TRUE	HDMI_DATA_P<0>	68 70 74
TRUE	HDMI_DATA_P<1>	68 70 74
TRUE	HDMI_DATA_P<2>	68 70 74

**USB3 SD D2R**

TRUE	USB3_SD_D2R_N	13 20 68 76
TRUE	USB3_SD_D2R_P	13 20 68 76
TRUE	USB3_SD_R2D_C_N	13 20 68 76
TRUE	USB3_SD_R2D_C_P	13 20 68 76
TRUE	USB3_EXTB_D2R_N	13 68 75
TRUE	USB3_EXTB_D2R_P	13 68 75
TRUE	USB3_EXTB_R2D_N	68 75
TRUE	USB3_EXTB_R2D_P	68 75
TRUE	USB_EXTB_N	13 68 75
TRUE	USB_EXTB_P	13 68 75
TRUE	GND	19X

**J9510 - rio flex**

TRUE	SD_PWR_EN	13 18 68
TRUE	PP1V5R1V35_S0_RIO	68
TRUE	HDMI_DDC_CLK	12 68 70
TRUE	HDMI_DDC_DATA	12 68 70
TRUE	HDMI_HPD_L	
TRUE	SMBUS_PCH_CLK	13 18 22 44 63 68 76
TRUE	SMBUS_PCH_DATA	13 18 22 44 63 68 76
TRUE	PM_SLP_S3_BUF_L	51 65 66 68
TRUE	PM_SLP_S4_L	12 21 34 38 41 66 68
TRUE	PP3V3_S3	3X 13 20 21 22 44 46 47 65 68 69 71
TRUE	PP3V3_S4	20 21 22 44 46 47 65 66 68
TRUE	PP5V_S4	5X 38 51 61 65 66 67 68 69
TRUE	RIO_SDCONN_STATE_CHANGE_L	20 68
TRUE	USB_EXTB_OC_L	18 68
TRUE	GND	10X

**J5150 - hall effect**

TRUE	PP3V42_G3H	19 35 38 39 41 42 43 44 50 56 57 65 69 71
TRUE	SMC_LID_R	43
TRUE	GND	

**J6050 - left fan**

TRUE	FAN_LT_PWM	49
TRUE	FAN_LT_TACH	49
TRUE	PP5V_S0	3X 18 19 37 49 50 58 59 62 63 65 66 69 70 71
TRUE	GND	5X

**J6060 - right fan**

TRUE	FAN_RT_PWM	49
TRUE	FAN_RT_TACH	49
TRUE	PP5V_S0	3X 18 19 37 49 50 58 59 62 63 65 66 69 70 71
TRUE	GND	5X

**J6100 - lpc + spi**

TRUE	LPCPLUS_GPIO	14 50
TRUE	LPCPLUS_RESET_L	20 50 76
TRUE	LPC_AD<0>	13 41 50 76
TRUE	LPC_AD<1>	13 41 50 76
TRUE	LPC_AD<2>	13 41 50 76
TRUE	LPC_AD<3>	13 41 50 76
TRUE	LPC_CLK33M_LPCPLUS	19 50 76
TRUE	LPC_FRAME_L	13 41 50 76
TRUE	LPC_PWRDWN_L	12 20 41 50
TRUE	LPC_SERIRO	13 41 50
TRUE	PM_CLKRUN_L	12 41 50
TRUE	PP5V_S0	18 19 21 22 41 50 58 59 62 63 65 66 69 70 71
TRUE	SMC_RESET_L	41 42 56 57
TRUE	SMC_ROMBOOT	42 50
TRUE	SMC_RX_L	41 42 50
TRUE	SMC_TCK	41 42 50
TRUE	SMC_TDI	41 42 50
TRUE	SMC_TDO	41 42 50
TRUE	SMC_TMS	41 42 50
TRUE	SMC_TX_L	41 42 50
TRUE	SPIROM_USE_MLB	14 50
TRUE	SPI_ALT_CLK	50
TRUE	SPI_ALT_CS_L	50
TRUE	SPI_ALT_MISO	50
TRUE	SPI_ALT_MOSI	50
TRUE	TP_SMC_MD1	50
TRUE	TP_SMC_TRST_L	50
TRUE	GND	2X

**J4800 - ipd flex**

TRUE	Z2_CS_L	39
TRUE	Z2_MOSI	39
TRUE	Z2_MISO	39
TRUE	Z2_SCLK	39
TRUE	Z2_HOST_INTN	39
TRUE	Z2_CLKIN	39
TRUE	Z2_KEY_ACT_L	39
TRUE	PSOC_F_CS_L	39
TRUE	PICKB_L	39
TRUE	PSOC_MOSI	39
TRUE	PSOC_MISO	39
TRUE	PSOC_SCLK	39
TRUE	SMBUS_SMC_2_S3_SCL	39 41 44 80
TRUE	SMBUS_SMC_2_S3_SDA	39 41 44 80
TRUE	SMC_LID	39 41 42 43
TRUE	SMC_T101_COM_1	
TRUE	PP3V3_S4	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	PP5V_S5	39 61 65 69 71
TRUE	GND	2X

**J4813 - keyboard**

TRUE	PP3V3_S4	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	PP3V42_G3H	19 35 38 39 41 42 43 44 50 56 57 65 69 71
TRUE	WS_CONTROL_KBD	39
TRUE	WS_KBD1	39
TRUE	WS_KBD10	39
TRUE	WS_KBD11	39
TRUE	WS_KBD12	39
TRUE	WS_KBD13	39
TRUE	WS_KBD14	39
TRUE	WS_KBD15_CAP	39
TRUE	WS_KBD16_NUM	39
TRUE	WS_KBD17	39
TRUE	WS_KBD18	39
TRUE	WS_KBD19	39
TRUE	WS_KBD2	39
TRUE	WS_KBD20	39
TRUE	WS_KBD21	39
TRUE	WS_KBD22	39
TRUE	WS_KBD23	39
TRUE	WS_KBD3	39
TRUE	WS_KBD4	39
TRUE	WS_KBD5	39
TRUE	WS_KBD6	39
TRUE	WS_KBD7	39
TRUE	WS_KBD8	39
TRUE	WS_KBD9	39
TRUE	WS_KBD_ONOFF_L	39
TRUE	WS_LEFT_OPTION_KBD	39
TRUE	WS_LEFT_SHIFT_KBD	39
TRUE	GND	2X

**J4915 - kbd bkl**

TRUE	KBDBKLT_RETURN1	2X 40 63
TRUE	KBDBKLT_RETURN2	2X 40 63
TRUE	PPVOUT_S0_KBDBKLT	40 63
TRUE	GND	4X

**J6701 - audio flex**

TRUE	AUD_HP_PORT_L	51 55
TRUE	AUD_HP_PORT_R	51 55
TRUE	AUD_SPDIF_OUT_JACK	
TRUE	AUD_TIPDET_INV	
TRUE	AUD_TIPDET	51 55
TRUE	AUD_CONN_MIC_XW	4X
TRUE	CH_HS_MIC	
TRUE	PP3V3_S0	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	AUD_CONN_SLEEVE_XW	4X 54 55
TRUE	US_HS_MIC	
TRUE	GND	2X GND

**J6601 - mic**

TRUE	DMIC_CLK3	52 55
TRUE	PP3V3_S0	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	DMIC_SDA2	55
TRUE	DMIC_SDA3	52 55
TRUE	GND	

**J6602 - L speaker**

TRUE	SPKRCNN_L_ID	52 55
TRUE	SPKRCNN_L_OUT_N	53 55 81
TRUE	SPKRCNN_L_OUT_P	53 55 81
TRUE	SPKRCNN_SL_OUT_N	53 55 81
TRUE	SPKRCNN_SL_OUT_P	53 55 81
TRUE	GND	

**J6603 - R speaker**

TRUE	SPKRCNN_R_ID	52 55
TRUE	SPKRCNN_R_OUT_N	53 55 81
TRUE	SPKRCNN_R_OUT_P	53 55 81
TRUE	SPKRCNN_SR_OUT_N	53 55 81
TRUE	SPKRCNN_SR_OUT_P	53 55 81
TRUE	GND	

**J7000 - DC PWR**

TRUE	ADAPTER_SENSE	56
TRUE	PP20V_DCIN_FUSE	2X 56
TRUE	GND	2X

**J7050 - battery**

TRUE	PPVBAT_G3H_CONN	8X 56 57
TRUE	SMBUS_SMC_5_G3_SCL	41 44 56 57 80
TRUE	SMBUS_SMC_5_G3_SDA	41 44 56 57 80
TRUE	SYS_DETECT_L	56
TRUE	GND	8X

**J8300 - eDP**

TRUE	DP_INT_AUX_N	67 74
TRUE	DP_INT_AUX_P	67 74
TRUE	DP_INT_ML_N<0>	67 74
TRUE	DP_INT_ML_N<1>	67 74
TRUE	DP_INT_ML_N<2>	67 74
TRUE	DP_INT_ML_N<3>	67 74
TRUE	DP_INT_ML_P<0>	67 74
TRUE	DP_INT_ML_P<1>	67 74
TRUE	DP_INT_ML_P<2>	67 74
TRUE	DP_INT_ML_P<3>	67 74
TRUE	LCD_FSS	63 67
TRUE	LCD_HPD_CONN	67
TRUE	LED_RETURN_1	63 67
TRUE	LED_RETURN_2	63 67
TRUE	LED_RETURN_3	63 67
TRUE	LED_RETURN_4	63 67
TRUE	LED_RETURN_5	63 67
TRUE	LED_RETURN_6	63 67
TRUE	PP5VR3V3_SW_LCD	3X 67
TRUE	PPVOUT_S0_LCDBKLT	63 67
TRUE	GND	16X

**Power Rails**

TRUE	PM_SLP_S3_L	12 21 41 66
TRUE	PPVTT_S0_DDR	21 27 60 69
TRUE	PP3V3_S0	65 66 67 69 71 81
TRUE	PP3V3_S3	12 13 14 15 16 17 18 19 20 29 33 34 44 45 46 47 48 49 51 52 55 57 70 71 22 44 46 47 65 68 69
TRUE	PP3V3_S5	12 20 21 22 44 46 47 65 68 69
TRUE	PP3V3_S5_AVREF_SMC	12 21 22 23 24 25 26 27 31 32 34 41 42
TRUE	PP3V42_G3H	19 35 38 39 41 42 43 44 50 56 57 65 69 71
TRUE	PP5V_S0	18 19 21 22 41 50 58 59 62 63 65 66 68 69 70 71
TRUE	PP5V_S3	21 37 60 65 66 69
TRUE	PP5V_S5	39 61 65 69 71
TRUE	PPBUS_G3H	30 45 56 57 63 69
TRUE	PPDCIN_G3H	56 57 69
TRUE	PPVCC_S0_CPU	6 8 10 46 59 69
TRUE	PPVTDDR_S3	60 69
TRUE	PP3V3_S0SW_SSD	35 46 69
TRUE	PP1V5_S0	65 12 13 15 17 19 52 64 66 68
TRUE	PP1V35_S3	21 22 46 60 65 69

**XDP**

TRUE	XDP_CPU_TCK	6 18 74
TRUE	XDP_PCH_TCK	11 18
TRUE	XDP_CPU_TDI	6 18 74
TRUE	XDP_CPU_TDO	6 18 74
TRUE	XDP_CPUPCH_TRST_L	6 18 74
TRUE	XDP_CPU_TMS	6 18 74
TRUE	XDP_PCH_TMS	11 18
TRUE	XDP_PCH_TDI	11 18
TRUE	XDP_PCH_TDO	11 18
TRUE	XDP_CPU_FREQ_L	6 18 74
TRUE	XDP_CPU_PRDY_L	6 18 74
TRUE	PM_RSMRST_L	12 66 76
TRUE	PM_PCH_PWROK	12 19 76
TRUE	PM_SYSRST_L	12 19 41 76
TRUE	CPU_CFG<3>	6 18 74
TRUE	PP1V05_S0	14 15 17 18 42 62 66 69
TRUE	GND	2X GND

**Power Sequence**

TRUE	SMC_ONOFF_L	39 41 42
TRUE	PM_DSW_PWRGD	12 41 76
TRUE	ALL_SYS_PWRGD	18 19 41 58 66
TRUE	PM_PCH_SYS_PWROK	12 18 19 41 76
TRUE	PLT_RESET_L	12 18 20 21
TRUE	EDP_IG_PANEL_PWR	12 67 70
TRUE	EDP_IG_BKL_ON	12 63 70

SYNC MASTER=J15\_MLB SYNC DATE=10/31/2012

**Functional Test Points**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 104 OF 118  
 SHEET: 71 OF 81

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# NC NO\_TESTs

## PCH

## Thunderbolt

## PLACEABLE BEAD-PROBES FOR TBT

NO_TEST	MAKE_BASE	
75 72 13	NC_USB3_SPARE_D2RN	== TRUE TRUE
75 72 13	NC_USB3_SPARE_D2RP	== TRUE TRUE
75 72 13	NC_USB3_SPARE_R2D_CN	== TRUE TRUE
75 72 13	NC_USB3_SPARE_R2D_CP	== TRUE TRUE
75 72 13	NC_USB3_EXTC_D2RN	== TRUE TRUE
75 72 13	NC_USB3_EXTC_D2RP	== TRUE TRUE
75 72 13	NC_USB3_EXTC_R2D_CN	== TRUE TRUE
75 72 13	NC_USB3_EXTC_R2D_CP	== TRUE TRUE
75 72 13	NC_USB3_EXTD_D2RN	== TRUE TRUE
75 72 13	NC_USB3_EXTD_D2RP	== TRUE TRUE
75 72 13	NC_USB3_EXTD_R2D_CN	== TRUE TRUE
75 72 13	NC_USB3_EXTD_R2D_CP	== TRUE TRUE

NO_TEST	MAKE_BASE	
72 28	NC_TBT_XTAL25OUT	== TRUE TRUE
72 28	TP_DP_TBTSRC_ML_CP<3..0>	== TRUE TRUE
72 28	TP_DP_TBTSRC_ML_CN<3..0>	== TRUE TRUE
72 28	NC_DP_TBTSRC_AUXCH_CP	== TRUE TRUE
72 28	NC_DP_TBTSRC_AUXCH_CN	== TRUE TRUE

78 31 28	TBT_A_R2D_C_P<1>	CTDSM BEAD-PROBE BPA535	NO_XNET_CONNECTION=TRUE
78 31 28	TBT_A_D2R_P<1>	CTDSM BEAD-PROBE BPA531	NO_XNET_CONNECTION=TRUE
78 31 28	TBT_A_D2R_N<1>	CTDSM BEAD-PROBE BPA532	NO_XNET_CONNECTION=TRUE

72	NC_PCIE_ENET_D2RN	== TRUE TRUE
72	NC_PCIE_ENET_D2RP	== TRUE TRUE
72	NC_PCIE_ENET_R2D_CN	== TRUE TRUE
72	NC_PCIE_ENET_R2D_CP	== TRUE TRUE

72 12	NC_DP_IG_D_AUXCHN	== TRUE TRUE
72 12	NC_DP_IG_D_AUXCHP	== TRUE TRUE

75 72 11	NC_SATA_A_D2RN	== TRUE TRUE
75 72 11	NC_SATA_A_D2RP	== TRUE TRUE
75 72 11	NC_SATA_A_R2D_CN	== TRUE TRUE
75 72 11	NC_SATA_A_R2D_CP	== TRUE TRUE
75 72 11	NC_SATA_B_D2RN	== TRUE TRUE
75 72 11	NC_SATA_B_D2RP	== TRUE TRUE
75 72 11	NC_SATA_B_R2D_CN	== TRUE TRUE
75 72 11	NC_SATA_B_R2D_CP	== TRUE TRUE
75 72 11	NC_SATA_ODD_D2RN	== TRUE TRUE
75 72 11	NC_SATA_ODD_D2RP	== TRUE TRUE
75 72 11	NC_SATA_ODD_R2D_CN	== TRUE TRUE
75 72 11	NC_SATA_ODD_R2D_CP	== TRUE TRUE
75 72 11	NC_SATA_D_D2RN	== TRUE TRUE
75 72 11	NC_SATA_D_D2RP	== TRUE TRUE
75 72 11	NC_SATA_D_R2D_CN	== TRUE TRUE
75 72 11	NC_SATA_D_R2D_CP	== TRUE TRUE
75 72 11	NC_SATA_F_D2RN	== TRUE TRUE
75 72 11	NC_SATA_F_D2RP	== TRUE TRUE
75 72 11	NC_SATA_F_R2D_CN	== TRUE TRUE
75 72 11	NC_SATA_F_R2D_CP	== TRUE TRUE

72 12	NC_PCIE_CLK100M_GPUN	== TRUE TRUE
72 12	NC_PCIE_CLK100M_GPUP	== TRUE TRUE
72 12	NC_PCIE_CLK100M_PESN	== TRUE TRUE
72 12	NC_PCIE_CLK100M_PESP	== TRUE TRUE
72 12	NC_PCIE_CLK100M_ENETSDN	== TRUE TRUE
72 12	NC_PCIE_CLK100M_ENETSDP	== TRUE TRUE
72 12	NC_PCIE_CLK100M_ENETN	== TRUE TRUE
72 12	NC_PCIE_CLK100M_ENETP	== TRUE TRUE
72 12	NC_PCIE_CLK100M_PEGBN	== TRUE TRUE
72 12	NC_PCIE_CLK100M_PEGBP	== TRUE TRUE
72 12	NC_PCIE_CLK100M_SWN	== TRUE TRUE
72 12	NC_PCIE_CLK100M_SWP	== TRUE TRUE

75 72 13	NC_USB_EXTCN	== TRUE TRUE
75 72 13	NC_USB_EXTCP	== TRUE TRUE
75 72 13	NC_USB_SDN	== TRUE TRUE
75 72 13	NC_USB_SDP	== TRUE TRUE
75 72 13	NC_USB_WLANN	== TRUE TRUE
75 72 13	NC_USB_WLANP	== TRUE TRUE
75 72 13	NC_USB_6N	== TRUE TRUE
75 72 13	NC_USB_6P	== TRUE TRUE
75 72 13	NC_USB_7N	== TRUE TRUE
75 72 13	NC_USB_7P	== TRUE TRUE
75 72 13	NC_USB_EXTDN	== TRUE TRUE
75 72 13	NC_USB_EXTDP	== TRUE TRUE
75 72 13	NC_USB_PSOEN	== TRUE TRUE
75 72 13	NC_USB_PSOENP	== TRUE TRUE
75 72 13	NC_USB_IRN	== TRUE TRUE
75 72 13	NC_USB_IRP	== TRUE TRUE

72 12	NC_PCH_GPIO64_CLKOUTFLEX0	== TRUE TRUE
72 12	NC_PCH_GPIO65_CLKOUTFLEX1	== TRUE TRUE
72 12	NC_PCH_GPIO66_CLKOUTFLEX2	== TRUE TRUE
72 12	NC_PCH_GPIO67_CLKOUTFLEX3	== TRUE TRUE

74 72 11	NC_ITPXDP_CLK100MN	== TRUE TRUE
74 72 11	NC_ITPXDP_CLK100MP	== TRUE TRUE
72 12	NC_PCI_PME_L	== TRUE TRUE
72 12	NC_PCI_CLK33M_OUT2	== TRUE TRUE
72 12	NC_PCI_CLK33M_OUT3	== TRUE TRUE
72 12	NC_HDA_SDIN1	== TRUE TRUE
72 12	NC_HDA_SDIN2	== TRUE TRUE
72 12	NC_HDA_SDIN3	== TRUE TRUE
72 12	NC_LPC_DREQ0_L	== TRUE TRUE
72 12	NC_CLINK_CLK	== TRUE TRUE
72 12	NC_CLINK_DATA	== TRUE TRUE
72 12	NC_CLINK_RESET_L	== TRUE TRUE

72 13	NC_USB_4N	== TRUE TRUE
72 13	NC_USB_4P	== TRUE TRUE

TRUE	PCIE_TBT_R2D_P<3..0>	28 74
TRUE	PCIE_TBT_R2D_N<3..0>	28 74
TRUE	PCIE_TBT_D2R_C_P<3..0>	28 74
TRUE	PCIE_TBT_D2R_C_N<3..0>	28 74
TRUE	DMI_S2N_P<3..1>	5 12 74
TRUE	DMI_S2N_N<3..1>	5 12 74
TRUE	DMI_N2S_P<3..1>	5 12 74
TRUE	DMI_N2S_N<3..1>	5 12 74

75 72	NC_USB_SMCP	== TRUE TRUE
75 72	NC_USB_SMCN	== TRUE TRUE
72	NC_SMC_INTERFACE_2	== TRUE TRUE

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>NC &amp; No Test</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		REVISION	D
<E4LABEL>		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		105 OF 118	
SHEET		72 OF 81	



J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM	0.120 MM	0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM	0.155 MM	0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM	0.125 MM	0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM	0.180 MM	0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL11, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
<b>PCB Rule Definitions</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	110 OF 118
		SHEET	73 OF 81

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG, Tables 205-207

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKL2N2S	*	=6X_DIELECTRIC	?	DMICKL2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKL2S2N	*	=3X_DIELECTRIC	?	DMICKL2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKL2OTHER	*	=4X_DIELECTRIC	?	DMICKL2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKL2N2S
CLK_DMI	DMI_S2N	*	DMICKL2S2N
CLK_DMI	*	*	DMICKL2OTHER

PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_2OTHER	*	=4X_DIELECTRIC	?	PEG_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_2OTHER
PEG_*	CLK_*	*	PEG_2CLK

DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_2OTHER	*	=4X_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_2CLK	*	=7X_DIELECTRIC	?	HDMICKL_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKL_2DP	*	=4X_DIELECTRIC	?	HDMICKL_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_2OTHER	*	=7X_DIELECTRIC	?	HDMICKL_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICKL_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKL_2DP
HDMI_CLK	*	*	HDMICKL_2OTHER

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54mm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.  
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N_P<3:0>	5 12 72
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N_N<3:0>	5 12 72
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S_P<3:0>	5 12 72
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S_N<3:0>	5 12 72
FDI_INT	CPU_50S	CPU_AGTL	FDI_INT	5 12
FDI_CSXNC	CPU_50S	CPU_AGTL	FDI_CSXNC	5 12
DMI_CLK	CPU_85D	CLK_DMI	DMI_CLK100M_CPU_P	6 11
DMI_CLK	CPU_85D	CLK_DMI	DMI_CLK100M_CPU_N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_BCTE	CPU_CLK135M_DPLLREF_N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_BCTE	CPU_CLK135M_DPLLREF_P	6 11
CPU_CLK135_PLL	CPU_85D	CLK_BCTE	CPU_CLK135M_DPLLSS_N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_BCTE	CPU_CLK135M_DPLLSS_P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU_EDP_RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_RCOMP	5
CPU_CFG	CPU_45S	CPU_TTP	CPU_CFG<19..0>	6 18 71
XDP_CLK_BCH	CLK_BCTE_85D	CLK_BCTE	NC_ITPXDP_CLK100MP	11 72
XDP_CLK_BCH	CLK_BCTE_85D	CLK_BCTE	NC_ITPXDP_CLK100MN	11 72
XDP_TDI	CPU_45S	CPU_TTP	XDP_CPU_TDI	6 18 71
XDP_TDO	CPU_45S	CPU_TTP	XDP_CPU_TDO	6 18 71
XDP_TMS	CPU_45S	CPU_TTP	XDP_CPU_TMS	6 18 71
XDP_TCK	CPU_45S	CPU_TTP	XDP_CPU_TCK	6 18 71
XDP_TRST_L	CPU_45S	CPU_TTP	XDP_CRUPCH_TRST_L	6 18 71
XDP_BPM	CPU_45S	CPU_TTP	XDP_BPM_L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_TTP	XDP_BPM_L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_TTP	XDP_DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_TTP	XDP_CPU_PRDY_L	6 18 71
XDP_PREQ_L	CPU_45S	CPU_TTP	XDP_CPU_PREQ_L	6 18 71
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU_CATERR_L	6 41
CPU_PECI	CPU_45S	CPU_VID	CPU_PECI	6 14 42
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	6 41 42 58
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_BMIT	PM_THRMTRIP_L	6 14 42
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2..0>	6
CPU_VID	CPU_45S	CPU_VID	CPU_VIDSOUT	8 58
CPU_VID	CPU_45S	CPU_VID	CPU_VIDCLK	8 58
CPU_VID	CPU_45S	CPU_VID	CPU_VIDALERT_L	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	9 58
CPU_MEM_VREF	CPU_45S	CPU_VREF	CPU_DIMMA_VREFDQ	7 22
CPU_MEM_VREF	CPU_45S	CPU_VREF	CPU_DIMMB_VREFDQ	7 22
CPU_MEM_VREF	CPU_45S	MEM_FWR	PP0V75_S3_MEM_VREFDQ_A	22 23 24 70 77
CPU_MEM_VREF	CPU_45S	MEM_FWR	PP0V75_S3_MEM_VREFDQ_B	22 23 24 70 77
CPU_MEM_VREF	CPU_45S	MEM_FWR	PP0V75_S3_MEM_VREFCA_A	22 23 24 70 77
CPU_MEM_VREF	CPU_45S	MEM_FWR	PP0V75_S3_MEM_VREFCA_B	22 23 24 70 77
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE_TBT_D2R_P<3..0>	5 28 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE_TBT_D2R_N<3..0>	5 28 70
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_P<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_N<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_P<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_N<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_P<3..0>	5 28 70
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE_TBT_R2D_C_N<3..0>	5 28 70

DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	67 71 74
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_P	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C_N	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_P	67 71
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_N	67 71

DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA_P<2..0>	68 70 71
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI_DATA_N<2..0>	68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_P	5 68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI_CLK_N	5 68 70 71
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_P<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_N<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_P<3..0>	28
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_N<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>	28
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_P	28
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_N	28
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_C_P	12 28 70
TBTSNK0_AUXCH	DP_85D		DP_TBTSNK0_AUXCH_C_N	12 28 70
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_P	28
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_N	28
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_C_P	12 28 70
TBTSNK1_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_C_N	12 28 70

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

CPU Constraints		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	111 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	74 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

**SATA Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=6X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?	SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

**USB 2.0 Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
BT_WAKE	*	=4X_DIELECTRIC	?	BT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

**USB 3.0 INTERFACE CONSTRAINTS**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

**System Clock Signal Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.  
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

**PCH Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	SIZE
NC_SATA_A_R2D_CP	SATA_85D	SATA_R2D	NC_SATA_A_R2D_CP	11 72
NC_SATA_A_R2D_CN	SATA_85D	SATA_R2D	NC_SATA_A_R2D_CN	11 72
NC_SATA_A_D2RP	SATA_85D	SATA_D2R	NC_SATA_A_D2RP	11 72
NC_SATA_A_D2RN	SATA_85D	SATA_D2R	NC_SATA_A_D2RN	11 72
NC_SATA_B_R2D_CP	SATA_85D	SATA_R2D	NC_SATA_B_R2D_CP	11 72
NC_SATA_B_R2D_CN	SATA_85D	SATA_R2D	NC_SATA_B_R2D_CN	11 72
NC_SATA_B_D2RP	SATA_85D	SATA_D2R	NC_SATA_B_D2RP	11 72
NC_SATA_B_D2RN	SATA_85D	SATA_D2R	NC_SATA_B_D2RN	11 72
PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP	PCH_SATA_RCOMP	11
USB_EXT_A_P	USB_85D	USB	USB_EXT_A_P	13 38
USB_EXT_A_N	USB_85D	USB	USB_EXT_A_N	13 38
USB_EXT_A_MUXED_P	USB_85D	USB	USB_EXT_A_MUXED_P	38
USB_EXT_A_MUXED_N	USB_85D	USB	USB_EXT_A_MUXED_N	38
USB_LT1_P	USB_85D	USB	USB_LT1_P	38
USB_LT1_N	USB_85D	USB	USB_LT1_N	38
NC_USB_EXTCP	USB_85D	USB	NC_USB_EXTCP	13 72
NC_USB_EXTCN	USB_85D	USB	NC_USB_EXTCN	13 72
NC_USB_SDP	USB_85D	USB	NC_USB_SDP	13 72
NC_USB_SDN	USB_85D	USB	NC_USB_SDN	13 72
SMC_DEBUGPRT_RX_L	CPU_45S	CPU_ITP	SMC_DEBUGPRT_RX_L	38 41 42
SMC_DEBUGPRT_TX_L	CPU_45S	CPU_ITP	SMC_DEBUGPRT_TX_L	38 41 42
NC_USB_SMCP	USB_85D	USB	NC_USB_SMCP	72
NC_USB_S MCP	USB_85D	USB	NC_USB_S MCP	72
NC_USB_6P	USB_85D	USB	NC_USB_6P	13 72
NC_USB_6N	USB_85D	USB	NC_USB_6N	13 72
NC_USB_7P	USB_85D	USB	NC_USB_7P	13 72
NC_USB_7N	USB_85D	USB	NC_USB_7N	13 72
USB_EXTB_P	USB_85D	USB	USB_EXTB_P	13 68 71
USB_EXTB_N	USB_85D	USB	USB_EXTB_N	13 68 71
NC_USB_EXTRDP	USB_85D	USB	NC_USB_EXTRDP	13 72
NC_USB_EXTRDN	USB_85D	USB	NC_USB_EXTRDN	13 72
USB_BT_P	USB_85D	USB	USB_BT_P	13 34
USB_BT_N	USB_85D	USB	USB_BT_N	13 34
USB_BT_CONN_P	USB_85D	USB	USB_BT_CONN_P	34 71
USB_BT_CONN_N	USB_85D	USB	USB_BT_CONN_N	34 71
NC_USB_IRP	USB_85D	USB	NC_USB_IRP	13 72
NC_USB_IRN	USB_85D	USB	NC_USB_IRN	13 72
USB_TPAD_P	USB_85D	USB	USB_TPAD_P	13 39
USB_TPAD_N	USB_85D	USB	USB_TPAD_N	13 39
USB_TPAD_R_P	USB_85D	USB	USB_TPAD_R_P	39
USB_TPAD_R_N	USB_85D	USB	USB_TPAD_R_N	39
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	13
USB3_EXT_A_D2R_P	USB_85D	USB3_D2R	USB3_EXT_A_D2R_P	13 38
USB3_EXT_A_D2R_N	USB_85D	USB3_D2R	USB3_EXT_A_D2R_N	13 38
USB3_EXT_A_D2R_C_P	USB_85D	USB3_D2R	USB3_EXT_A_D2R_C_P	38
USB3_EXT_A_D2R_C_N	USB_85D	USB3_D2R	USB3_EXT_A_D2R_C_N	38
USB3_EXT_A_R2D_P	USB_85D	USB3_R2D	USB3_EXT_A_R2D_P	13 38
USB3_EXT_A_R2D_N	USB_85D	USB3_R2D	USB3_EXT_A_R2D_N	13 38
USB3_EXT_A_R2D_C_P	USB_85D	USB3_R2D	USB3_EXT_A_R2D_C_P	13 38
USB3_EXT_A_R2D_C_N	USB_85D	USB3_R2D	USB3_EXT_A_R2D_C_N	13 38
USB3_EXTB_D2R_P	USB_85D	USB3_D2R	USB3_EXTB_D2R_P	13 68 71
USB3_EXTB_D2R_N	USB_85D	USB3_D2R	USB3_EXTB_D2R_N	13 68 71
USB3_EXTB_D2R_C_P	USB_85D	USB3_D2R	USB3_EXTB_D2R_C_P	68 71
USB3_EXTB_D2R_C_N	USB_85D	USB3_D2R	USB3_EXTB_D2R_C_N	68 71
USB3_EXTB_R2D_P	USB_85D	USB3_R2D	USB3_EXTB_R2D_P	13 68
USB3_EXTB_R2D_N	USB_85D	USB3_R2D	USB3_EXTB_R2D_N	13 68
USB3_EXTB_R2D_C_P	USB_85D	USB3_R2D	USB3_EXTB_R2D_C_P	13 68
USB3_EXTB_R2D_C_N	USB_85D	USB3_R2D	USB3_EXTB_R2D_C_N	13 68
NC_USB3_EXTC_D2RP	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RP	13 72
NC_USB3_EXTC_D2RN	USB_85D	USB3_D2R	NC_USB3_EXTC_D2RN	13 72
NC_USB3_EXTC_R2D_CP	USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CP	13 72
NC_USB3_EXTC_R2D_CN	USB_85D	USB3_R2D	NC_USB3_EXTC_R2D_CN	13 72
NC_USB3_EXTD_D2RP	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RP	13 72
NC_USB3_EXTD_D2RN	USB_85D	USB3_D2R	NC_USB3_EXTD_D2RN	13 72
NC_USB3_EXTD_R2D_CP	USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CP	13 72
NC_USB3_EXTD_R2D_CN	USB_85D	USB3_R2D	NC_USB3_EXTD_R2D_CN	13 72

**Clock Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	SIZE
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC	11 19
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB	11 19
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	11 19
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	19 28
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	28

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

PCH Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 112 OF 118  
SHEET 75 OF 81

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	TOP,BOTTOM	=3X_DIELECTRIC	?

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=2X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
LPC_AD	LPC_45S	LPC	LPC_AD<3..0>
LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L
LPC_RESET_L	LPC_45S	LPC	LPCPLUS_RESET_L
SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS_PCH_CLK
SMBUS_PCH_DATA	SMB_45S	SMB	SMBUS_PCH_DATA
SMBUS_PCH_0_CLK	SMB_45S	SMB	SML_PCH_0_CLK
SMBUS_PCH_0_DATA	SMB_45S	SMB	SML_PCH_0_DATA
SMBUS_PCH_1_CLK	SMB_45S	SMB	SML_PCH_1_CLK
SMBUS_PCH_1_DATA	SMB_45S	SMB	SML_PCH_1_DATA
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK
HDA_BIT_CLK_R	HDA_45S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_45S	HDA	HDA_SYNC
HDA_SYNC_R	HDA_45S	HDA	HDA_SYNC_R
HDA_RST_L	HDA_45S	HDA	HDA_RST_L
HDA_RST_R	HDA_45S	HDA	HDA_RST_R
HDA_SDIO	HDA_45S	HDA	HDA_SDIO
HDA_SDIO_R	HDA_45S	HDA	HDA_SDIO_R
HDA_SDOINT	HDA_45S	HDA	HDA_SDOINT
HDA_SDOINT_R	HDA_45S	HDA	HDA_SDOINT_R
SPT_CLK	SPT_45S	SPT	SPI_CLK_R
SPT_CLK	SPT_45S	SPT	SPI_CLK
SPT_MOST	SPT_45S	SPT	SPI_MOST_R
SPT_MISO	SPT_45S	SPT	SPI_MISO
SPT_CS0	SPT_45S	SPT	SPI_CS0_R_L
SPT_CS0	SPT_45S	SPT	SPI_CS0_L
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3_SD_R2D_C_P
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3_SD_R2D_C_N
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3_SD_D2R_P
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3_SD_D2R_N
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_P
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_N
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_C_P
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_C_N
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_PI_P
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE_AP_R2D_PI_N
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_P
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_N
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_PI_P
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE_AP_D2R_PI_N
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_P
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_N
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_C_P
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE_CAMERA_R2D_C_N
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_P
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_N
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_C_P
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE_CAMERA_D2R_C_N
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_SMC_R
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_SMC
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_LPCPLUS
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_LPCPLUS_R
CPU_45S	CLK_PCIE	CLK_PCIE	PCH_CLK33M_PCIIIN
CPU_45S	CLK_PCIE	CLK_PCIE	PCH_CLK14P3M_REFCLK
CPU_45S	CLK_PCIE	CLK_PCIE	PCH_CLK33M_PCIIOUT
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_PCH_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_PCH_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK96M_DOT_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK96M_DOT_N
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK100M_SATA_P
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK100M_SATA_N
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SD_P
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SD_N
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_P
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_N
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_P
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_N
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P
PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N
PCIE_CLK100M_FW	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_P
PCIE_CLK100M_FW	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_N

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCH_PM_NET	PCH_45S	PCH_SE	PCH_INTRUDER_L
PCH_PM_NET	PCH_45S	PCH_SE	PCH_INTVRMEN_L
PCH_PM_NET	PCH_45S	PCH_SE	PCH_DSVMEN_L
PCH_PM_NET	PCH_45S	PCH_SE	PCH_SRTRST_L
PCH_PM_NET	PCH_45S	PCH_SE	PM_RSRRST_L
PCH_PM_NET	PCH_45S	PCH_SE	PM_SYSRST_L
PCH_PM_NET	PCH_45S	PCH_SE	PM_PCH_PWROK
PCH_PM_NET	PCH_45S	PCH_SE	PM_PCH_PWROK
PCH_PM_NET	PCH_45S	PCH_SE	PM_DSVMEN_L
PCH_PM_NET	PCH_45S	PCH_SE	PM_DSVMEN_L
PCH_PM_NET	PCH_45S	PCH_SE	PM_PCH_PWROK
PCH_PM_NET	PCH_45S	PCH_SE	PM_PCH_PWROK
PCH_PM_NET	PCH_45S	PCH_SE	PM_PWRBTN_L
PCH_PM_NET	PCH_45S	PCH_SE	PM_THRMTRIP_L_R
PCH_PCH_WAKE	PCH_45S	PCH_SE	PCIE_WAKE_L
PCH_PM_NET	PCH_45S	PCH_SE	PCIE_WAKE_L
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE_SSD_D2R_P<3..0>
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE_SSD_D2R_N<3..0>
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D_C_P<3..0>
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D_C_N<3..0>
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D_P<3..0>
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE_SSD_R2D_N<3..0>

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 113 OF 118  
SHEET 76 OF 81

## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.  
SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down  
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM_A_CLK_P<0>	7 23 27
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM_A_CLK_N<0>	7 23 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM_A_CLK_P<1>	7 24 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM_A_CLK_N<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM_A_CKE<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM_A_CKE<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM_A_CS_L<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM_A_CS_L<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM_A_ODT<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM_A_ODT<1>	7 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	7 23 24 27
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM_A_DQ<7..0>	7 23 24
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM_A_DQ<15..8>	7 23 24
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM_A_DQ<23..16>	7 23 24
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM_A_DQ<31..24>	7 23 24
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM_A_DQ<39..32>	7 23 24
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM_A_DQ<47..40>	7 23 24
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM_A_DQ<55..48>	7 23 24
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM_A_DQ<63..56>	7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM_A_DQS_P<0>	7 23 24
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM_A_DQS_N<0>	7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM_A_DQS_P<1>	7 23 24
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM_A_DQS_N<1>	7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM_A_DQS_P<2>	7 23 24
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM_A_DQS_N<2>	7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM_A_DQS_P<3>	7 23 24
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM_A_DQS_N<3>	7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM_A_DQS_P<4>	7 23 24
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM_A_DQS_N<4>	7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM_A_DQS_P<5>	7 23 24
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM_A_DQS_N<5>	7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM_A_DQS_P<6>	7 23 24
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM_A_DQS_N<6>	7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM_A_DQS_P<7>	7 23 24
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM_A_DQS_N<7>	7 23 24
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM_B_CLK_P<0>	7 25 27
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM_B_CLK_N<0>	7 25 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM_B_CLK_P<1>	7 26 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM_B_CLK_N<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM_B_CKE<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM_B_CKE<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM_B_CS_L<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM_B_CS_L<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM_B_ODT<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM_B_ODT<1>	7 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	7 25 26 27
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM_B_DQ<7..0>	7 25 26
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM_B_DQ<15..8>	7 25 26
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM_B_DQ<23..16>	7 25 26
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM_B_DQ<31..24>	7 25 26
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM_B_DQ<39..32>	7 25 26
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM_B_DQ<47..40>	7 25 26
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM_B_DQ<55..48>	7 25 26
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM_B_DQ<63..56>	7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM_B_DQS_P<0>	7 25 26
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM_B_DQS_N<0>	7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM_B_DQS_P<1>	7 25 26
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM_B_DQS_N<1>	7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM_B_DQS_P<2>	7 25 26
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM_B_DQS_N<2>	7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM_B_DQS_P<3>	7 25 26
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM_B_DQS_N<3>	7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM_B_DQS_P<4>	7 25 26
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM_B_DQS_N<4>	7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM_B_DQS_P<5>	7 25 26
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM_B_DQS_N<5>	7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM_B_DQS_P<6>	7 25 26
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM_B_DQS_N<6>	7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM_B_DQS_P<7>	7 25 26
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM_B_DQS_N<7>	7 25 26
		MEM_PWR	PP0V75_S3_MEM_VREFDQ_A	22 23 24 70 74
		MEM_PWR	PP0V75_S3_MEM_VREFCA_A	22 23 24 70 74
		MEM_PWR	PP1V35_S3_MEM	23 24 25 26 69

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Memory Constraints	
Apple Inc.	<SCH NUM> D
	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE 114 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET 77 OF 81
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

### Thunderbolt/D2R Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

### TBT\_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?	TBTDP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?	TBTDP_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

## Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT_A_R2D_C P<1..0>	28 31 72
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT_A_R2D_C N<1..0>	28 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT_A_R2D P<1..0>	31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT_A_R2D N<1..0>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C P<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C N<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML N<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP_A_LSX_ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP_A_LSX_ML N<1>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C P<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C N<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML P<3>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML N<3>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT_A_D2R_C P<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT_A_D2R_C N<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT_A_D2R P<0>	28 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT_A_D2R N<0>	28 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT_A_D2R_C P<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT_A_D2R_C N<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT_A_D2R P<1>	28 31 72
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT_A_D2R N<1>	28 31 72
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT_A_D2R1 AUXDDC P	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT_A_D2R1 AUXDDC N	31
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH_C P	28 31
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH_C N	28 31
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH P	31
TBT_A_AUXCH	DP_85D		DP_TBTPA_AUXCH N	31
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT_B_R2D_C P<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT_B_R2D_C N<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT_B_R2D P<1..0>	32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT_B_R2D N<1..0>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C P<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C N<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML N<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP_B_LSX_ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP_B_LSX_ML N<1>	32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C P<3>	28 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C N<3>	28 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML P<3>	32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML N<3>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT_B_D2R_C P<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT_B_D2R_C N<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT_B_D2R P<0>	28 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT_B_D2R N<0>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT_B_D2R_C P<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT_B_D2R_C N<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT_B_D2R P<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT_B_D2R N<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT_B_D2R1 AUXDDC P	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT_B_D2R1 AUXDDC N	32
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH_C P	28 32
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH_C N	28 32
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH P	32
TBT_B_AUXCH	DP_85D		DP_TBTPB_AUXCH N	32

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_85D	DISPLAYPORT		DP_TBTSRC_ML_C P<3..0>	
DP_85D	DISPLAYPORT		DP_TBTSRC_ML_C N<3..0>	
DP_85D	DISPLAYPORT		DP_TBTSRC_AUXCH_C P	
DP_85D	DISPLAYPORT		DP_TBTSRC_AUXCH_C N	
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK	28
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI	28
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO	28
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L	28

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	115 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	78 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

### Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CS_L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
S2_MEM_PWR	S2_MEM_PWR		PP1V35_CAM
S2_MEM_PWR	S2_MEM_PWR		PP0V675_CAM_VREF
S2_MEM_PWR	S2_MEM_PWR		PP0V675_MEM_CAM_VREFCA
S2_MEM_PWR	S2_MEM_PWR		PP0V675_MEM_CAM_VREFDO

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
<b>Camera Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	116 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	79 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_45S	SMR	SMBUS_SMC_2_S3_SCL	39 41 44 71
SMBUS_SMC_2_S3_SDA	SMB_45S	SMR	SMBUS_SMC_2_S3_SDA	39 41 44 71
SMBUS_SMC_1_S0_SCL	SMB_45S	SMR	SMBUS_SMC_1_S0_SCL	41 44 48
SMBUS_SMC_1_S0_SDA	SMB_45S	SMR	SMBUS_SMC_1_S0_SDA	41 44 48
SMBUS_SMC_0_S0_SCL	SMB_45S	SMR	SMBUS_SMC_0_S0_SCL	37 41 44 48 71
SMBUS_SMC_0_S0_SDA	SMB_45S	SMR	SMBUS_SMC_0_S0_SDA	37 41 44 48 71
SMBUS_SMC_5_SCL	SMB_45S	SMR	SMBUS_SMC_5_G3_SCL	41 44 56 57 71
SMBUS_SMC_5_SDA	SMB_45S	SMR	SMBUS_SMC_5_G3_SDA	41 44 56 57 71
SMBUS_SMC_3_SCL	SMB_45S	SMR	NC_SMBUS_SMC_3_SCL	41 43
SMBUS_SMC_3_SDA	SMB_45S	SMR	NC_SMBUS_SMC_3_SDA	41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFPPAIR		CHGR_CSI_P	57
	1T01_DIFPPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIFPPAIR		CHGR_CSO_P	57
	1T01_DIFPPAIR		CHGR_CSO_N	57

www.chinafix.com

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

**SMC Constraints**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 117 OF 118  
 SHEET: 80 OF 81

8

7

6

5

4

3

2

1



