

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

SCHEM, WHITE_ARROW, MLB, K18

02/01/10

Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER
2	System Block Diagram	K17_REF	06/30/2009
3	Power Block Diagram	K17_REF	06/30/2009
4	Revision History	MASTER	MASTER
5	BOM Configuration	K17_REF	05/28/2009
6	Functional / ICT Test	MASTER	MASTER
7	Power Aliases	MASTER	MASTER
8	Signal Aliases	K17_REF	06/11/2009
9	CPU DMI/PEG/FDI/RSVD	K17_REF	06/15/2009
10	CPU Clock/Misc/JTAG	K17_REF	06/15/2009
11	CPU DDR3 Interfaces	K17_REF	06/15/2009
12	CPU Power (1 of 2)	K17_REF	06/15/2009
13	CPU Power (2 of 2)	K17_REF	06/15/2009
14	CPU Grounds	K17_REF	06/15/2009
15	CPU Non-GFX Decoupling (1 of 2)	K17_REF	06/15/2009
16	CPU Non-GFX Decoupling (2 of 2)	K17_REF	06/15/2009
17	PCH SATA/PCIE/CLK/LPC/SPI	K17_REF	08/24/2009
18	PCH DMI/FDI/Graphics	K17_REF	06/15/2009
19	PCH PCI/FlashCache/USB	K18_MLB	10/07/2009
20	PCH MISC	K17_REF	06/15/2009
21	PCH Power	K17_REF	06/15/2009
22	PCH Grounds	K17_REF	06/15/2009
23	PCH Non-GFX Decoupling	K17_REF	06/15/2009
24	CPU/PCH GFX Decoupling	K17_REF	06/15/2009
25	eXtended Debug Port (XDP)	K17_REF	06/15/2009
26	Clock (CK505)	K17_MLB	06/23/2009
27	Chipset Support	K17_REF	06/15/2009
28	DDR3 SO-DIMM Connector A	MASTER	MASTER
29	DDR3 Byte/Bit Swaps	MASTER	MASTER
30	DDR3 SO-DIMM Connector B	MASTER	MASTER
31	CPU Memory S3 Support	K17_REF	06/15/2009
32	FSB/DDR3/FRAMEBUF Vref Margining	K17_REF	06/15/2009
33	X16/ALS/CAMERA CONNECTOR	K18_COMMS	06/15/2009
34	SecureDigital Card Reader	T27_REF	08/26/2009
35	USB HUB 1	K18_MLB	10/07/2009
36	USB HUB 2	K23F	10/06/2009
37	Ethernet PHY (Caesar II/IV)	T27_REF	08/20/2009
38	Ethernet Connector	K17_REF	06/15/2009
39	FireWire LLC/PHY (FW643)	K19_MLB	05/29/2009
40	FireWire Port Power	K19_MLB	05/29/2009
41	FireWire Ports	K19_MLB	05/29/2009
42	SATA Connectors	T27_REF	10/01/2009
43	External USB Connectors	K17_REF	06/15/2009
44	Front Flex Support	K19_MLB	05/29/2009
45	SMC	K17_REF	06/15/2009

Page	Contents	Sync	Date
46	SMC Support	K18_SENSORS	06/29/2009
47	LPC+SPI Debug Connector	K17_MLB	06/23/2009
48	K18 SMBus Connections	K18_SENSORS	06/18/2009
49	Current & Voltage Sensing	K18_SENSORS	06/29/2009
50	Current Sensing	K18_SENSORS	07/02/2009
51	Thermal Sensors	K18_SENSORS	06/18/2009
52	Fan Connectors	K19_MLB	05/29/2009
53	WELLSPRING 1	K19_MLB	05/29/2009
54	WELLSPRING 2	K19_MLB	05/29/2009
55	Sudden Motion Sensor (SMS)	K19_MLB	05/29/2009
56	DEBUG SENSORS AND ADC	K18_SENSORS	07/07/2009
57	SPI ROM	K17_REF	06/15/2009
58	AUDIO: CODEC/REGULATOR	K18_AUDIO	09/21/2009
59	AUDIO: LINE INPUT FILTER	K18_AUDIO	07/29/2009
60	AUDIO: HEADPHONE FILTER	K18_AUDIO	07/29/2009
61	AUDIO: SPEAKER AMP	K18_AUDIO	07/29/2009
62	AUDIO: JACKS	K18_AUDIO	07/29/2009
63	AUDIO: JACK TRANSLATORS	K18_AUDIO	07/29/2009
64	DC-In & Battery Connectors	K18_POWER	06/30/2009
65	PBus Supply & Battery Charger	K18_POWER	06/30/2009
66	5V / 3.3V Power Supply	K18_POWER	07/13/2009
67	1.5V DDR3 Supply	K18_POWER	07/14/2009
68	CPU IMVP VCore Regulator	K18_POWER	06/29/2009
69	GFX IMVP VCore Regulator	K18_POWER	07/08/2009
70	CPUVTT (1.05V) Power Supply	K18_POWER	07/14/2009
71	Misc Power Supplies	K18_POWER	06/29/2009
72	Power FETs	K18_POWER	06/10/2009
73	Power Control	K17_REF	06/15/2009
74	NV GT216 PCI-E	K17_REF	06/15/2009
75	NV GT216 CORE/FB POWER	K17_REF	06/15/2009
76	NV GT216 FRAME BUFFER I/F	K17_REF	06/15/2009
77	GDDR3 Frame Buffer A (Top)	K17_REF	06/15/2009
78	GDDR3 Frame Buffer B (Top)	K17_REF	06/15/2009
79	NV GT216 GPIO/MIO/MISC	K17_REF	06/15/2009
80	GT216 GPIOs & STRAPS	K17_REF	06/15/2009
81	NV GT216 VIDEO INTERFACES	K17_REF	06/15/2009
82	GPU (GT216) CORE SUPPLY	K18_POWER	07/14/2009
83	LVDS Display Connector	K19_MLB	05/29/2009
84	Muxed Graphics Support	K17_REF	06/15/2009
85	DisplayPort Connector	K17_REF	06/15/2009
86	1V8 / 1V55 FB Power Supply	K18_POWER	06/26/2009
87	Graphics MUX (GMUX)	K17_REF	06/15/2009
88	LCD BACKLIGHT DRIVER	K18_BKLT	07/29/2009
89	LCD Backlight Support	K19_MLB	05/29/2009
90	Misc Power Supplies	K18_POWER	06/10/2009


Page	Contents	Sync	Date
91	CPU Constraints	K17_REF	06/15/2009
92	Memory Constraints	K17_REF	06/15/2009
93	PCH Constraints 1	K17_REF	06/15/2009
94	PCH Constraints 2	K17_REF	06/15/2009
95	Ethernet Constraints	K17_REF	06/15/2009
96	FireWire Constraints	K17_REF	06/15/2009
97	SMC Constraints	K17_REF	06/15/2009
98	GPU (GT216) CONSTRAINTS	K17_REF	06/15/2009
99	Project Specific Constraints	K17_REF	06/15/2009
100	PCB Rule Definitions	K17_REF	06/15/2009
101	BluRay Decrypter Card Connector	K17_REF	06/15/2009


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8504	1	SCHEM, WHITE_ARROW, MLB, K18	SCH	CRITICAL	
820-2850	1	PCBFB, WHITE_ARROW, MLB, K18	PCB	CRITICAL	


DRAWING TITLE=MLB
 ABBREV=DRAWING
 LAST_MODIFIED=Mon Feb 1 10:13:48 2010

DRAWING TITLE SCHEM, WHITE_ARROW, MLB, K18	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D
	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH <BRANCH>
	PAGE 1 OF 132
	SHEET 1 OF 101



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	2 OF 132
		SHEET	2 OF 101

K17 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	3 OF 132
		SHEET	3 OF 101

8

7

6

5

4

3

2

1

PROTO:

D

D

C


C

B

B

A

A

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	4 OF 132
		SHEET	4 OF 101

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0952	PCBA, 2.0G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, K18_PVT, EEEE_D CJ7
639-0953	PCBA, 2.0G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_HYNIX, K18_PVT, EEEE_D CJ8
639-0954	PCBA, 2.13G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_D CJ9
639-0955	PCBA, 2.13G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_HYNIX, K18_PVT, EEEE_D CJC
639-0956	PCBA, 2.4G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_D CJD
639-0957	PCBA, 2.4G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_HYNIX, K18_PVT, EEEE_D CJF
085-1404	K18 DEVELOPMENT BOM	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
157S0058	157S0055		ALL	Delta alt to TEK Magnetics
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYTRIC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
333S0506	333S0535		ALL	Hynix 900M alt to 1000M
516S0805	516S0806		ALL	Molex alt to Foxconn
152S1102	152S1088		ALL	Mag layer alt to Vishay
353S2805	353S2603		ALL	Fairchild wafer option
333S0542	333S0507		ALL	Samsung 1 die alt to M
128S0264	128S0257		ALL	Sanyo alt to Kemet
128S0303	128S0282		ALL	Fanasonic alt to Sanyo
337S3808	337S3839		ALL	A02 alt to A03 GPU
128S0305	128S0294		ALL	6.3V alt to 11V Sanyo

K18 BOM GROUPS

BOM GROUP	BOM OPTIONS
K18_COMMON	ALTERNATE, COMMON, K18_COMMON1, K18_COMMON2, K18_PROGPARTS, USBHUB_2061, RDRV: 8515A2, DCI
K18_COMMON1	BATT_3S, BCM5764M, GL137, CPUPOC_IMAX_40_50, CPUMEM_S0, SMC_EXCARD_NOT, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM
K18_COMMON2	GMUXPLL_3V3, GPU_SS_INT, MIKEY, GPUVID_OP90V, DPMUX_EN_PLD, DP_CA_DET_EG_PLD, DP_ESD, VFRQ_SLPS3, SMC_OSC_YES, RAIL_MON
K18_PVT	BMON_PROD, VREFMRGN_NOT, XDP, XDP_NORMAL, XDP_CPU_BPM
K18_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG, FB1V55
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX, FB1V55
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG, FB1V35
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX, FB1V35

Bar Code Labels / EEE #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ7]	CRITICAL	EEEE_D CJ7
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ8]	CRITICAL	EEEE_D CJ8
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ9]	CRITICAL	EEEE_D CJ9
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJC]	CRITICAL	EEEE_D CJC
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJD]	CRITICAL	EEEE_D CJD
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJF]	CRITICAL	EEEE_D CJF

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3848	1	ARD, SLBPE, PRQ, 2.66G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3847	1	ARD, SLBPF, PRQ, 2.53G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3846	1	ARD, SLBNA, PRQ, 2.4G, 35W, C2, 4M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3849	1	IC, PCH, IBEX PEAK-M, SLG2S, PRQ, B3, BGA	U1800	CRITICAL	
337S3839	1	IC, GPU, NV GT216 LP++, 969BGA, 40NM, A03	U8000	CRITICAL	
343S0493	1	IC, ASIC, BCM5764M, ENET CONTROLLER, 8x8, 64 QFN	U3900	CRITICAL	BCM5764M
341S2731	1	IC, 1MBIT, SPI FLASH, K17/K18	U3990	CRITICAL	
338S0753	1	IC, PM643-E2, 1394B PHY/ONCI LINK/PCI-E, 12	U4100	CRITICAL	
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK
341T0233	1	IC, SMC, K18	U4900	CRITICAL	SMC_PROG
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2562	1	IC, EFI ROM, DEVELOPMENT, K18	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR, ENCORE II, CY7C63833-LFXC	U4800	CRITICAL	
341S2616	1	IC, PSOC +W/USB, 56PIN, MLF, K18	U5701	CRITICAL	TPAD_PROG
336S0025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_5K_BLANK
341S2566	1	IC, CPLD, LATTICE, 132CSBGA, K18	U9600	CRITICAL	GMUX_PROG
333S0507	4	IC, SGRAM, GDDR3, 16MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SDRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0533	4	IC, SGRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0535	4	IC, SDRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX

Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1404	1	K18 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=K17_REF		SYNC DATE=05/28/2009	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 5 OF 132	
		SHEET 5 OF 101	

Functional Test Points

USB PORTS

J5713 (KEY BOARD CONN)

FUNC_TEST

ICT Test Points

NC NO TESTS



















Table listing test points for J5713 (KEY BOARD CONN) including WS KBD1 through WS KBD23.

Table listing test points for J6950 (BIL CABLE CONN) including SMC LID R, IR RX OUT, and SYS LED ANODE.

POWER RAILS

FUNC_TEST

Table listing power rail test points including PM SLP S3 L, PPOV75 S0 DDRVT, PP18V5 S3, and PP1V05 S0.

Table listing test points for J5713 (KEY BOARD CONN) including TP ISSP SCLK P1_1, TP ISSP DATA P1_0, and TP CPU RSVD<65..62>.

Table listing test points for J5713 (KEY BOARD CONN) including TP CPU RSVD<58..45>, TP CPU RSVD<43..32>, and TP CPU RSVD<27..26>.

Table listing test points for J5713 (KEY BOARD CONN) including TP CPU RSVD<24..15>, TP CPU RSVD<2..1>, and TP CPU RSVD NCTF<8..5>.

Table listing test points for J5713 (KEY BOARD CONN) including NC CRT IG BLUE, NC CRT IG GREEN, and NC CRT IG RED.

Table listing test points for J5713 (KEY BOARD CONN) including NC CRT IG DDC CLK, NC CRT IG DDC DATA, and NC CRT IG HSYNC.

Table listing test points for J5713 (KEY BOARD CONN) including NC LVDS IG CTRL CLK, NC LVDS IG CTRL DATA, and NC PCH LVDS VBG.

Table listing test points for J5713 (KEY BOARD CONN) including NC HDA SDIN1, NC HDA SDIN2, and NC HDA SDIN3.

Table listing test points for J5713 (KEY BOARD CONN) including TP PCI AD<31..0>, TP PCI C BE L<3..0>, and NC PCI GNT3 L.

Table listing test points for J5713 (KEY BOARD CONN) including NC PCI GNT2 L, NC PCI GNT1 L, and NC PCI GNT0 L.

Table listing test points for J5713 (KEY BOARD CONN) including NC PCI RESET L, NC PCI PME L, and NC PCI CLK33M OUT3.

CPU NO TESTS

Table listing CPU NO TESTS including TP CPU RSVD<65..62>, TP CPU RSVD<58..45>, TP CPU RSVD<43..32>, TP CPU RSVD<27..26>, TP CPU RSVD<24..15>, TP CPU RSVD<2..1>, and TP CPU RSVD NCTF<8..5>.

NC NO TESTS

Table listing NC NO TESTS including NC CRT IG BLUE, NC CRT IG GREEN, NC CRT IG RED, NC CRT IG DDC CLK, NC CRT IG DDC DATA, NC CRT IG HSYNC, NC CRT IG VSYNC, NC LVDS IG CTRL CLK, NC LVDS IG CTRL DATA, and NC PCH LVDS VBG.

Table listing NC NO TESTS including NC HDA SDIN1, NC HDA SDIN2, and NC HDA SDIN3.

NC NO TESTS

Table listing NC NO TESTS including TP PCI AD<31..0>, TP PCI C BE L<3..0>, NC PCI GNT3 L, NC PCI GNT2 L, NC PCI GNT1 L, NC PCI GNT0 L, NC PCI PAR, NC PCI RESET L, NC PCI PME L, and NC PCI CLK33M OUT3.

Table listing NC NO TESTS including NC PCH NV RCOMP, TP NV DQ<15..0>, TP NV DOS<1..0>, TP NV CE L<3..0>, NC NV ALE, NC NV CLE, NC NV RB L, TP NV WR RE L<1..0>, and TP NV WE CK L<1..0>.

Table listing NC NO TESTS including NC NV ALE, NC NV CLE, NC NV RB L, TP NV WR RE L<1..0>, TP NV WE CK L<1..0>, NC PCIE CLK100M PE4N, NC PCIE CLK100M PE4P, NC PCIE CLK100M PE5N, NC PCIE CLK100M PE5P, NC PCIE CLK100M PE6N, NC PCIE CLK100M PE6P, NC PCIE CLK100M PE7N, and NC PCIE CLK100M PE7P.

Table listing NC NO TESTS including NC PSOC P1_3, NC SATA C D2RN, NC SATA C D2RP, NC SATA C R2D CN, NC SATA C R2D CP, NC SATA D D2RN, NC SATA D D2RP, NC SATA D R2D CN, NC SATA D R2D CP, NC SATA SSD2 D2RN, NC SATA SSD2 D2RP, NC SATA SSD2 R2D CN, and NC SATA SSD2 R2D CP.

Table listing NC NO TESTS including TP SMC P41, NC SMC P41, NC PCH VSS NCTF<1>, NC PCH VSS NCTF<2>, NC PCH VSS NCTF<5>, NC PCH VSS NCTF<7>, NC PCH VSS NCTF<9>, NC PCH VSS NCTF<11>, NC PCH VSS NCTF<27>, and NC PCH VSS NCTF<29>.

Table listing NC NO TESTS including NC CLINK CLK, NC CLINK DATA, NC CLINK RESET L, NC PCIE CLK100M PE6N, and NC PCIE CLK100M PE6P.

Table listing NC NO TESTS including NC CLINK CLK, NC CLINK DATA, NC CLINK RESET L, NC PCIE CLK100M PE6N, and NC PCIE CLK100M PE6P.

Table listing NC NO TESTS including NC CLINK CLK, NC CLINK DATA, NC CLINK RESET L, NC PCIE CLK100M PE6N, and NC PCIE CLK100M PE6P.

Table listing NC NO TESTS including NC SMC FAN 3 TACH, NC SMC FAN 2 TACH, NC SMC FAN 2 CTL, NC FW2 TPBP, NC FW2 TPBIAS, NC FW2 TPAP, NC FW0 TPAN, NC FW0 TPBP, NC FW0 TPBN, NC FW0 TPAP, NC ESTARLDO EN, and NC ALS GAIN.

Table listing NC NO TESTS including NC FW643 AVREG, NC FW643 TDI, NC DP IG C HPD, NC DP IG C CTRL CLK, NC DP IG C CTRL DATA, TP DP IG C MLP<3..0>, TP DP IG C MLN<3..0>, NC DP IG C AUXP, NC DP IG C AUXN, NC DP IG D HPD, NC DP IG D CTRL CLK, NC DP IG D CTRL DATA, TP DP IG D MLP<3..0>, TP DP IG D MLN<3..0>, NC DP IG D AUXP, and NC DP IG D AUXN.

Table listing NC NO TESTS including NC SDVO TVCLKINN, NC SDVO TVCLKINP, NC SDVO STALLN, NC SDVO STALLP, NC SDVO INTN, and NC SDVO INTP.

Table listing NC NO TESTS including NC GPU BUFRST L, TP GPU GSTATE<0>, TP GPU GSTATE<1>, TP GPU MIOA D<9..0>, TP GPU MIOA DE, NC LVDS EG BKL PWM, TP LVDS IG B CLKN, TP LVDS IG B CLKP, and TP LVDS IG BKL PWM.

Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.

Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.

Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.

Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.

Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.


Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.

Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.


Table listing NC NO TESTS including NC SMC BS ALRT L, NC PCH SST, NC PCH NC1, NC PCH NC2, NC PCH NC3, NC PCH NC4, NC PCH NC5, NC PCH TP19, NC PCH TP18, NC PCH TP17, NC PCH TP16, NC PCH TP15, NC PCH TP14, NC PCH TP13, NC PCH TP12, NC PCH TP11, NC PCH TP10, NC PCH TP9, NC PCH TP8, NC PCH TP7, NC PCH TP6, NC PCH TP5, NC PCH TP4, NC PCH TP3, NC PCH TP2, and NC PCH TP1.

Functional / ICT Test header with Apple Inc. logo, drawing number, revision, and page information.



NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Power Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
<E4LABEL>		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	8 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	7 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 REF		SYNC DATE=06/11/2009	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	9 OF 132
		SHEET	8 OF 101



Embedded DisplayPort (eDP) pins (Auburndale only):
eDP_AUX#

NOTE: HPD must be inverted and level-shifted for Auburndale (1.05V).
eDP_HPDP#
eDP_AUX


eDP_TX#<3>
eDP_TX#<2>
eDP_TX#<1>
eDP_TX#<0>

eDP_TX#<3>
eDP_TX#<2>
eDP_TX#<1>
eDP_TX#<0>


CFG0: PCIe Configuration Select 1 = Single PEG 0 = Bifurcation Enabled
CFG3: PCIe Lane Reversal 1 = Normal Operation 0 = Lanes Reversed
CFG4: Display Port Presence 1 = eDP Disabled 0 = Embedded Display Port Enabled

WF: RSVD nets with arrows have offpage marks on CRB schematic.
WF: RSVD nets with red wires have 0-ohm resistors to GND in CRB schematic.

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU DMI / PEG / FDI / RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	10 OF 132
		SHEET	9 OF 101




SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
CPU Clock/Misc/JTAG			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	11 OF 132
		SHEET	10 OF 101




SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU DDR3 Interfaces			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
		BRANCH	<BRANCH>
		PAGE	12 OF 132
		SHEET	11 OF 101
III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED			


D
C
B
A



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU Power (1 of 2)			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	13 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	12 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
CPU Power (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	14 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	13 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
CPU Grounds			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	15 OF 132
		SHEET	14 OF 101

CPU VCore HF and Bulk Decoupling

4x 470uF 4.5mOhm, 3x 62uF B2, 10x 22uF 0603, 25x 1uF 0402


PLACEMENT_NOTE (C1600-C1624):

Place on bottom side of U1000..





PLACEMENT_NOTE (C1625-C1634):

Place near U1000 on bottom side.



PLACEMENT_NOTE (C1635-C1648):

Place near inductors on bottom side.




VTT (CPU Uncore) DECOUPLING

3x 330uF 6 mOhm, 4x 22uF 0805, 7x 10uF 0603, 24x 1uF 0402


PLACEMENT_NOTE (C1653-C1656):

Place on bottom side of U1000.





PLACEMENT_NOTE (C1657-C1663):

Place on bottom side of U1000..




PLACEMENT_NOTE (C1664-C1687):

Place on bottom side of U1000.



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = Reserved (111)
 VID[5:3] = GPU Gain Setting (See below)
 VID[6] = Reserved (0)
 DPRSLPVR = 1 - IMVP-6.5 compliant controller
 PSI# = Reserved (0)

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_20	20A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_20_30	30A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_30_40	40A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_40_50	50A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_50_60	60A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_60_70	70A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_70_90	90A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10


NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly. Instead call out appropriate BOM GROUP defined in tables above.

VTT0_DDR DECOUPLING

3x 1uF 0402

PLACEMENT_NOTE (C1695-C1697):

Place on bottom side of U1000.




SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
CPU Non-GFX Decoupling (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

VCAP0 (CPU BSC Package) DECOUPLING

12x 1uF 0402

PLACEMENT_NOTE (C1700-C1711):

Place on bottom side of U1000.




VCAP1 (CPU BSC Package) DECOUPLING

12x 1uF 0402

PLACEMENT_NOTE (C1712-C1723):


Place on bottom side of U1000.




Memory (CPU VCCDDR) DECOUPLING

5x 1uF 0402

NOTE: 3x 330uF 6 mOhm caps to be shared between CPU and SO-DIMMs. DG recommends 2x 22uF at SO_DIMM not provided. Decoupling caps at SO-DIMMs on CSA 29 and CSA 31.




NOTE: 19x 1uF 0402 caps per Apple SI for CMD and CNTRL lines.



PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603




DDR Clock (CPU VDDQ_CK) DECOUPLING


1x 1uF 0402

L1734

30-OHM-5A




SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
CPU Non-GFX Decoupling (2 of 2)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 132		16 OF 101	




SYNC MASTER=K17 REF		SYNC DATE=08/24/2009	
PAGE TITLE PCH SATA/PCIE/CLK/LPC/SPI			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART V ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 18 OF 132	SHEET 17 OF 101

All 4 CLKOUTFLEX outputs support 33.333 MHz and 14.31818 MHz, CLKOUTFLEX3 also supports 48 MHz.



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PCH DMI/FDI/Graphics			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	19 OF 132
		SHEET	18 OF 101




U1800
IBEX_PEAK_M
FCBGA
(5 OF 10)

NC PCI AD<0>	H40	AD0
NC PCI AD<1>	N34	AD1
NC PCI AD<2>	C44	AD2
NC PCI AD<3>	A38	AD3
NC PCI AD<4>	C36	AD4
NC PCI AD<5>	J34	AD5
NC PCI AD<6>	A40	AD6
NC PCI AD<7>	D45	AD7
NC PCI AD<8>	E36	AD8
NC PCI AD<9>	H48	AD9
NC PCI AD<10>	E40	AD10
NC PCI AD<11>	C40	AD11
NC PCI AD<12>	M48	AD12
NC PCI AD<13>	M45	AD13
NC PCI AD<14>	F53	AD14
NC PCI AD<15>	M40	AD15
NC PCI AD<16>	M43	AD16
NC PCI AD<17>	J36	AD17
NC PCI AD<18>	K48	AD18
NC PCI AD<19>	F40	AD19
NC PCI AD<20>	C42	AD20
NC PCI AD<21>	K46	AD21
NC PCI AD<22>	M51	AD22
NC PCI AD<23>	J52	AD23
NC PCI AD<24>	K51	AD24
NC PCI AD<25>	L34	AD25
NC PCI AD<26>	F42	AD26
NC PCI AD<27>	J40	AD27
NC PCI AD<28>	G46	AD28
NC PCI AD<29>	F44	AD29
NC PCI AD<30>	M47	AD30
NC PCI AD<31>	H36	AD31
NC PCI C BE L<0>	J50	C/BE0*
NC PCI C BE L<1>	G42	C/BE1*
NC PCI C BE L<2>	H47	C/BE2*
NC PCI C BE L<3>	G34	C/BE3*


PCI

NOTE: Internal pull-downs on all USB pins


USBP0N	H18	USB HUB1 UP N	35 93
USBP0P	J18	USB HUB1 UP P	35 93
USBP1N	A18	NC USB 1N	
USBP1P	C18	NC USB 1P	
USBP2N	N20	USB BRCRYPT N	93 101
USBP2P	F20	USB BRCRYPT P	93 101
USBP3N	J20	NC USB 3N	
USBP3P	L20	NC USB 3P	
USBP4N	F20	NC USB 4N	
USBP4P	G20	NC USB 4P	
USBP5N	A20	NC USB 5N	
USBP5P	C20	NC USB 5P	
USBP6N	M22	NC USB 6N	
USBP6P	N22	NC USB 6P	
USBP7N	B21	NC USB 7N	
USBP7P	D21	NC USB 7P	
USBP8N	H22	USB HUB2 UP N	36 93
USBP8P	J22	USB HUB2 UP P	36 93
USBP9N	E22	NC USB 9N	
USBP9P	F22	NC USB 9P	
USBP10N	A22	NC USB 10N	
USBP10P	C22	NC USB 10P	
USBP11N	G24	NC USB 11N	
USBP11P	H24	NC USB 11P	
USBP12N	L24	NC USB 12N	
USBP12P	M24	NC USB 12P	
USBP13N	A24	NC USB 13N	
USBP13P	C24	NC USB 13P	



PAGE TITLE		SYNC DATE=10/07/2009	
SYNC MASTER=K18 MLB		DRAWING NUMBER	
PCH PCI/FlashCache/USB		SIZE	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		20 OF 132	
		SHEET	
		19 OF 101	



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PCH MISC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	21 OF 132
		SHEET	20 OF 101



OMIT U1800 IBEX_PEAK_M FCBGA (10 OF 10)
 USB
 CLOCK AND MISCELLANEOUS
 PCI/GPIO/LPC
 SATA
 CPU
 RTC

GPIO27	HDA_SYNC	VccVRM	PLLs
1 (IPU)	0 (IPD)	1.8V	Float
1 (IPU)	1	1.5V	Float
0	X	1.05V	1.05V

Note: 1.5V option consumes more current than 1.8V
 PLLs = VccAclk, VccSATAPLL, VccAPLLEXP & VccFDIPLL


SYNC MASTER=K17 REF SYNC DATE=06/15/2009


PCH Power


Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
22 OF 132	
SHEET	
21 OF 101	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE			
PCH Grounds			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	23 OF 132
		SHEET	22 OF 101



Current numbers from Ibox Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.


SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PCH Non-GFX Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	24 OF 132
		SHEET	23 OF 101

GFX (CPU VCCAXG) DECOUPLING

3x 330uF 6 mOhm (2 stuffed), 3x 22uF 0603, 16x 1uF 0402


PLACEMENT_NOTE (C2500-C2506):

Place on bottom side of U1000.



PLACEMENT_NOTE (C2524-C2539):

Place on bottom side of U1000.




VCAP2 (CPU BSC Package) DECOUPLING





5x 1uF 0402

PLACEMENT_NOTE (C2510-C2514):

Place on bottom side of U1000.



Design recommendations from Calpella Small Form Factor Design Guide Rev 1.5 (doc #407364) table 2-34 and Calpella Small Form F actor Schematic Check List Rev 1.1 (doc #395914) table 3.26.




Design recommendations from Calpella Design Guide Rev 1.5 (doc #398905) Section 3.25.3 tables 161 and 162.


Current numbers from IbeX Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.

PAGE TITLE		SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
CPU/PCH GFX Decoupling					
Apple Inc.		DRAWING NUMBER	<SCH_NUM>		SIZE
		REVISION	<E4LABEL>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>		
		PAGE	25 OF 132		
		SHEET	24 OF 101		

Calpella Processor mini XDP



Calpella PCH mini XDP




SYNC MASTER=K17 REF SYNC DATE=06/15/2009

eXtended Debug Port (XDP)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> SIZE D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 26 OF 132
SHEET 25 OF 101




NOTE: REF/FS pin is input until first CK_PWRGD rising edge.
 FS=0 => 133MHz BCLKs, FS=1 => 100MHz BCLKs
 All other output frequencies are fixed.


- PCH REFCLK 14.31818MHz
- Unused 48MHz
- PCH BCLK 133MHz
- Unused BCLK 133MHz
- PCH DMI/PCIe 100MHz
- PCH SATA 100MHz
- GPU 27MHz Clocks (Single-Ended)
- PCH USB Clock 96MHz

SYNC MASTER=K17 MLB		SYNC DATE=06/23/2009	
Clock (CK505)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	27 OF 132
		SHEET	26 OF 101


PCH RTC Crystal




PCH 25MHz Crystal




Caesar II (ENET) 25MHz Crystal




Ethernet WAKE# Isolation



PCH S0 PWRGD




PCH Reset Button





Platform Reset Connections

Unbuffered



Buffered



PAGE TITLE		SYNC DATE=06/15/2009	
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	28 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	27 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


Page Notes

Power aliases required by this page:
 - PP1V5_S0_MEM_A
 - PP1V5_S3_MEM_A
 - PP0V75_S0_MEM_VTT_A
 - PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_S0DIMM_SCL
 - I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Factory" (top) slot

SYNC MASTER=MASTER		SYNC DATE=MASTER	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	29 OF 132
		SHEET	28 OF 101

CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0	
MEM A DQS N<0>	MEM A DQS N<0>	MEM B DQS N<0>	MEM B DQS N<0>
MEM A DQS P<0>	MEM A DQS P<0>	MEM B DQS P<0>	MEM B DQS P<0>
MEM A DM<0>	MEM A DM<0>	MEM B DM<0>	MEM B DM<0>
MEM A DQ<7>	MEM A DQ<7>	MEM B DQ<7>	MEM B DQ<7>
MEM A DQ<6>	MEM A DQ<6>	MEM B DQ<6>	MEM B DQ<6>
MEM A DQ<5>	MEM A DQ<5>	MEM B DQ<5>	MEM B DQ<5>
MEM A DQ<4>	MEM A DQ<4>	MEM B DQ<4>	MEM B DQ<4>
MEM A DQ<3>	MEM A DQ<3>	MEM B DQ<3>	MEM B DQ<3>
MEM A DQ<2>	MEM A DQ<2>	MEM B DQ<2>	MEM B DQ<2>
MEM A DQ<1>	MEM A DQ<1>	MEM B DQ<1>	MEM B DQ<1>
MEM A DQ<0>	MEM A DQ<0>	MEM B DQ<0>	MEM B DQ<0>
CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1	
MEM A DQS N<1>	MEM A DQS N<1>	MEM B DQS N<1>	MEM B DQS N<1>
MEM A DQS P<1>	MEM A DQS P<1>	MEM B DQS P<1>	MEM B DQS P<1>
MEM A DM<1>	MEM A DM<1>	MEM B DM<1>	MEM B DM<1>
MEM A DQ<15>	MEM A DQ<15>	MEM B DQ<15>	MEM B DQ<15>
MEM A DQ<14>	MEM A DQ<14>	MEM B DQ<14>	MEM B DQ<14>
MEM A DQ<13>	MEM A DQ<13>	MEM B DQ<13>	MEM B DQ<13>
MEM A DQ<12>	MEM A DQ<12>	MEM B DQ<12>	MEM B DQ<12>
MEM A DQ<11>	MEM A DQ<11>	MEM B DQ<11>	MEM B DQ<11>
MEM A DQ<10>	MEM A DQ<10>	MEM B DQ<10>	MEM B DQ<10>
MEM A DQ<9>	MEM A DQ<9>	MEM B DQ<9>	MEM B DQ<9>
MEM A DQ<8>	MEM A DQ<8>	MEM B DQ<8>	MEM B DQ<8>
CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2	
MEM A DQS N<2>	MEM A DQS N<2>	MEM B DQS N<2>	MEM B DQS N<2>
MEM A DQS P<2>	MEM A DQS P<2>	MEM B DQS P<2>	MEM B DQS P<2>
MEM A DM<2>	MEM A DM<2>	MEM B DM<2>	MEM B DM<2>
MEM A DQ<23>	MEM A DQ<23>	MEM B DQ<23>	MEM B DQ<23>
MEM A DQ<22>	MEM A DQ<22>	MEM B DQ<22>	MEM B DQ<22>
MEM A DQ<21>	MEM A DQ<21>	MEM B DQ<21>	MEM B DQ<21>
MEM A DQ<20>	MEM A DQ<20>	MEM B DQ<20>	MEM B DQ<20>
MEM A DQ<19>	MEM A DQ<19>	MEM B DQ<19>	MEM B DQ<19>
MEM A DQ<18>	MEM A DQ<18>	MEM B DQ<18>	MEM B DQ<18>
MEM A DQ<17>	MEM A DQ<17>	MEM B DQ<17>	MEM B DQ<17>
MEM A DQ<16>	MEM A DQ<16>	MEM B DQ<16>	MEM B DQ<16>
CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3	
MEM A DQS N<3>	MEM A DQS N<3>	MEM B DQS N<3>	MEM B DQS N<3>
MEM A DQS P<3>	MEM A DQS P<3>	MEM B DQS P<3>	MEM B DQS P<3>
MEM A DM<3>	MEM A DM<3>	MEM B DM<3>	MEM B DM<3>
MEM A DQ<31>	MEM A DQ<31>	MEM B DQ<31>	MEM B DQ<31>
MEM A DQ<30>	MEM A DQ<30>	MEM B DQ<30>	MEM B DQ<30>
MEM A DQ<29>	MEM A DQ<29>	MEM B DQ<29>	MEM B DQ<29>
MEM A DQ<28>	MEM A DQ<28>	MEM B DQ<28>	MEM B DQ<28>
MEM A DQ<27>	MEM A DQ<27>	MEM B DQ<27>	MEM B DQ<27>
MEM A DQ<26>	MEM A DQ<26>	MEM B DQ<26>	MEM B DQ<26>
MEM A DQ<25>	MEM A DQ<25>	MEM B DQ<25>	MEM B DQ<25>
MEM A DQ<24>	MEM A DQ<24>	MEM B DQ<24>	MEM B DQ<24>
CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4	
MEM A DQS N<4>	MEM A DQS N<4>	MEM B DQS N<4>	MEM B DQS N<4>
MEM A DQS P<4>	MEM A DQS P<4>	MEM B DQS P<4>	MEM B DQS P<4>
MEM A DM<4>	MEM A DM<4>	MEM B DM<4>	MEM B DM<4>
MEM A DQ<39>	MEM A DQ<39>	MEM B DQ<39>	MEM B DQ<39>
MEM A DQ<38>	MEM A DQ<38>	MEM B DQ<38>	MEM B DQ<38>
MEM A DQ<37>	MEM A DQ<37>	MEM B DQ<37>	MEM B DQ<37>
MEM A DQ<36>	MEM A DQ<36>	MEM B DQ<36>	MEM B DQ<36>
MEM A DQ<35>	MEM A DQ<35>	MEM B DQ<35>	MEM B DQ<35>
MEM A DQ<34>	MEM A DQ<34>	MEM B DQ<34>	MEM B DQ<34>
MEM A DQ<33>	MEM A DQ<33>	MEM B DQ<33>	MEM B DQ<33>
MEM A DQ<32>	MEM A DQ<32>	MEM B DQ<32>	MEM B DQ<32>
CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5	
MEM A DQS N<5>	MEM A DQS N<5>	MEM B DQS N<5>	MEM B DQS N<5>
MEM A DQS P<5>	MEM A DQS P<5>	MEM B DQS P<5>	MEM B DQS P<5>
MEM A DM<5>	MEM A DM<5>	MEM B DM<5>	MEM B DM<5>
MEM A DQ<47>	MEM A DQ<47>	MEM B DQ<47>	MEM B DQ<47>
MEM A DQ<46>	MEM A DQ<46>	MEM B DQ<46>	MEM B DQ<46>
MEM A DQ<45>	MEM A DQ<45>	MEM B DQ<45>	MEM B DQ<45>
MEM A DQ<44>	MEM A DQ<44>	MEM B DQ<44>	MEM B DQ<44>
MEM A DQ<43>	MEM A DQ<43>	MEM B DQ<43>	MEM B DQ<43>
MEM A DQ<42>	MEM A DQ<42>	MEM B DQ<42>	MEM B DQ<42>
MEM A DQ<41>	MEM A DQ<41>	MEM B DQ<41>	MEM B DQ<41>
MEM A DQ<40>	MEM A DQ<40>	MEM B DQ<40>	MEM B DQ<40>
CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6	
MEM A DQS N<6>	MEM A DQS N<6>	MEM B DQS N<6>	MEM B DQS N<6>
MEM A DQS P<6>	MEM A DQS P<6>	MEM B DQS P<6>	MEM B DQS P<6>
MEM A DM<6>	MEM A DM<6>	MEM B DM<6>	MEM B DM<6>
MEM A DQ<55>	MEM A DQ<55>	MEM B DQ<55>	MEM B DQ<55>
MEM A DQ<54>	MEM A DQ<54>	MEM B DQ<54>	MEM B DQ<54>
MEM A DQ<53>	MEM A DQ<53>	MEM B DQ<53>	MEM B DQ<53>
MEM A DQ<52>	MEM A DQ<52>	MEM B DQ<52>	MEM B DQ<52>
MEM A DQ<51>	MEM A DQ<51>	MEM B DQ<51>	MEM B DQ<51>
MEM A DQ<50>	MEM A DQ<50>	MEM B DQ<50>	MEM B DQ<50>
MEM A DQ<49>	MEM A DQ<49>	MEM B DQ<49>	MEM B DQ<49>
MEM A DQ<48>	MEM A DQ<48>	MEM B DQ<48>	MEM B DQ<48>
CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7	
MEM A DQS N<7>	MEM A DQS N<7>	MEM B DQS N<7>	MEM B DQS N<7>
MEM A DQS P<7>	MEM A DQS P<7>	MEM B DQS P<7>	MEM B DQS P<7>
MEM A DM<7>	MEM A DM<7>	MEM B DM<7>	MEM B DM<7>
MEM A DQ<63>	MEM A DQ<63>	MEM B DQ<63>	MEM B DQ<63>
MEM A DQ<62>	MEM A DQ<62>	MEM B DQ<62>	MEM B DQ<62>
MEM A DQ<61>	MEM A DQ<61>	MEM B DQ<61>	MEM B DQ<61>
MEM A DQ<60>	MEM A DQ<60>	MEM B DQ<60>	MEM B DQ<60>
MEM A DQ<59>	MEM A DQ<59>	MEM B DQ<59>	MEM B DQ<59>
MEM A DQ<58>	MEM A DQ<58>	MEM B DQ<58>	MEM B DQ<58>
MEM A DQ<57>	MEM A DQ<57>	MEM B DQ<57>	MEM B DQ<57>
MEM A DQ<56>	MEM A DQ<56>	MEM B DQ<56>	MEM B DQ<56>

SYNC MASTER=MASTER SYNC DATE=MASTER

DDR3 Byte/Bit Swaps

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 30 OF 132
 SHEET 29 OF 101


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0DIMM_SCL
 - =I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	31 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	31 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuitry stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305	CRITICAL	VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311	CRITICAL	VREFMRGN_NOT

Page Notes

- Power aliases required by this page:
 - PP3V3_S3_VREFMRGN
 - PPVTT_S3_DDR_BUF
- Signal aliases required by this page:
 - I2C_VREFDACS_SCL
 - I2C_VREFDACS_SDA
 - I2C_PCA9557D_SCL
 - I2C_PCA9557D_SDA
- BOM options provided by this page:
 - VREFMRGN - Stuffs VREF Margining Circuitry.
 - VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=K17_REF SYNC DATE=06/15/2009

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 33 OF 132
 SHEET: 32 OF 101




SYNC MASTER=K18 COMMS		SYNC DATE=06/15/2009	
PAGE TITLE			
X16/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	34 OF 132
		SHEET	33 OF 101

Caesar IV Support




SDCONN DATA<0>	R3550	0	1	2	5%	1/16W MF-LF 402	SD D<0>	6 34
SDCONN DATA<1>	R3551	0	1	2	5%	1/16W MF-LF 402	SD D<1>	6 34
SDCONN DATA<2>	R3552	0	1	2	5%	1/16W MF-LF 402	SD D<2>	6 34
SDCONN DATA<3>	R3553	0	1	2	5%	1/16W MF-LF 402	SD D<3>	6 34
SDCONN DATA<4..7>							SD D<4..7>	6 34
SDCONN CLK	R3554	0	1	2	5%	1/16W MF-LF 402	SD CLK	6 34
SDCONN CMD	R3556	0	1	2	5%	1/16W MF-LF 402	SD CMD	6 34
SD WP							SD WP	6 34 37
SD CD L							SD CD L	6 34 37



SYNC MASTER=T27_REF		SYNC DATE=08/26/2009	
SecureDigital Card Reader			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB HUB-1



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U3600,U3700	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U3600,U3700	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U3600,U3700	CRITICAL	USBHUB_2061

BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0,HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0,HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1,HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1,HUB1_NONREM0_1

SYNC MASTER=K18 MLB SYNC DATE=10/07/2009


USB HUB 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 36 OF 132
SHEET: 35 OF 101

USB HUB-2



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM GROUP	BOM OPTIONS
HUB2_ALLREM	HUB2_NONREM0_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM0_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM0_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM0_1, HUB2_NONREM0_1

SYNC MASTER=K23F SYNC DATE=10/06/2009


USB HUB 2

Apple Inc.


DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	37 OF 132
SHEET	36 OF 101

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

BCM57765 SR pins are internal 1.2V switching regulator.
 If unused: Okay to float all 4 pins. (Broadcom not so sure now)
 If used: VDD/VDDP connect to =PP3V3_ENET_PHY (add bypassing), LX connects to inductor, VFB to =PP1V2_ENET_PHY




CR_BUS_PWR is not for SD Card power, just decoupling for BCM57765 CR I/Os.



BCM57765 All resistors above BOMOPTIONed BCM57765 SD WP

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)




NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures BCM57765 for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
 NOTE: BCM5764M requires SI pull-down instead of SO.

BCM5764M Support

All parts below BOMOPTIONed BCM5764M

Signal	Component	Value	Notes
60-ENERGY_DET	BCM57765 CR LED	R3980	0 1/16W MF-LF 402
13-WAKE*	BCM57765 SR VFB	R3981	0 1/16W MF-LF 402
53-VMAN_PRSN	BCM57765 CR DATA<5>	R3982	1K 1/16W MF-LF 402
59-SMB_CLK	BCM57765 CE L MS INS L	R3983	4.7K 1/16W MF-LF 402
58-SMB_DATA	BCM57765 VMAN_PRSN	R3984	4.7K 1/16W MF-LF 402
54-VAUX_PRSN	BCM57765 CR DATA<6>	R3985	1K 1/16W MF-LF 402
16-VDDIO	BCM57765 SR LX	R3986	0 1/16W MF-LF 402
20-XTALVDDH	BCM57765 VDDO PIN20	R3987	0 1/16W MF-LF 402
55-VDDC	BCM57765 CR DATA<7>	R3988	0 1/16W MF-LF 402
17-VDDC	BCM57765 XTALVDDH	R3989	0 1/16W MF-LF 402
14-VDDC	BCM57765 SR VDD	R3990	0 1/16W MF-LF 402
06-VDDC	BCM57765 SMB_CLK	R3999	0 1/16W MF-LF 402

Keep net short, with no stubs.



Ethernet PHY (Caesar II/IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED

39 OF 132


37 OF 101

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)



PAGE TITLE		DRAWING NUMBER		SIZE
Ethernet Connector		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		40 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		38 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=K17 REF SYNC DATE=06/15/2009

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480557	1	RES,0.475 ohm,1%,1/16W,0402	R4100	CRITICAL	



Test Point	Chip Pin	Signal Name	Notes
41	F12	DS0 (IPD) NT-19	
41	E12	DS1 (IPD) NT-20	
41	E13	DS2 (IPD) NT-21	
96	B8	TPA0N	
96	A8	TPA0P	
96	B5	TPA1N	
96	A5	TPA1P	
96	B3	TPA2N	
96	A3	TPA2P	
96	B9	TPB0N	
96	A9	TPB0P	
96	B6	TPB1N	
96	A6	TPB1P	
96	B4	TPB2N	
96	A4	TPB2P	
41	B7	TPBIAS0	
41	C3	TPBIAS1	
41	A2	TPBIAS2	
41	B11	R0	
41	B10	TPCPS	
	K1	NAND_TREE NT-OUT	
	L8	REXT	
	F13	XO	
	G13	XI NT-9	
	M13	SE (IPD)	
	N13	SM (IPD)	
	J2	MODE_A (IPD) NT-18	
	L13	CE (IPD)	
	D12	FW620* (IPU)	
	D1	JASI_EN (IPD) NT-11	
	A10	AVREG	
	H13	VBUF	
	K13	FW_RESET* (IPU) NT-8	
	J12	OCR_CTL_V10	
	J13	OCR_CTL_V12 (Reserved)	

SYNC MASTER=K19 MLB SYNC DATE=05/29/2009

FireWire LLC/PHY (FW643)

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	41 OF 132
SHEET	39 OF 101

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (system supply for bus power)
 - =PP3V3_FW_LATEVQ_ACTIVE
 - =PPVFW_FW_SUNMODE (power passthru summation mode)

Signal aliases required by this page:
 (NONE)


BCM options provided by this page:

3.3V FW FET


I(max) = 1.7A (85C)




1.05V FW FET



FireWire Port Power Switch



Late-VG Protection



PAGE TITLE		SYNC DATE=05/29/2009	
FireWire Port Power			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PP3V3_FW_LATEVG

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



FireWire PHY Config Straps

Configures PHY for:
 - 1-port Portable Power Class (0)
 - Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




Cable Power




PAGE TITLE		DRAWING NUMBER		SIZE
FireWire Ports		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		43 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		41 OF 101
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

ODD Power Control


SATA ODD Connector



SATA HDD/IR/SIL Connector




PS8511A / PS8515A Straps



SATA Redriver



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0769	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8511
338S0778	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8515A1





SYNC MASTER=T27 REF		SYNC DATE=10/01/2009	
SATA Connectors			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE	45	OF	132
SHEET	42	OF	101

Port Power Switch

Left USB Port A




USB/SMC Debug Mux




Left USB Port B


SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	46 OF 132
		SHEET	43 OF 101

IR SUPPORT





SYNC MASTER=K19_MLB		SYNC DATE=05/29/2009	
Front Flex Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	48 OF 132
		SHEET	44 OF 101

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	49 OF 132
		SHEET	45 OF 101

SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Interall ISL60002-33

SMC Crystal Circuit




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0350	1	OSC_XTAL, 32.768KHZ, LF, HF	U5010	CRITICAL	SMC_OSC_YES


System (Sleep) LED Circuit



CPU PM_EXTTS_L / MEM_EVENT_L Level Shifting




SMC FSB to 3.3V Level Shifting




SMC G3Hot 32kHz Oscillator

To support timed wake-up events in G3Hot




REF DES	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
SMC_ONOFF_L	1	5% 1/16W MF-LF 402	R5070		
G3_POWERON_L	1	5% 1/16W MF-LF 402	R5072		
SMC_LID	1	5% 1/16W MF-LF 402	R5071		
SMC_TX_L	1	5% 1/16W MF-LF 402	R5073		
SMC_RX_L	1	5% 1/16W MF-LF 402	R5074		
SYS_ONEWIRE_NO_STUFF	1	5% 1/16W MF-LF 402	R5075		
SMC_TMS	1	5% 1/16W MF-LF 402	R5077		
SMC_TDO	1	5% 1/16W MF-LF 402	R5078		
SMC_TDI	1	5% 1/16W MF-LF 402	R5079		
SMC_TCK	1	5% 1/16W MF-LF 402	R5080		
SMC_BIL_BUTTON_L	1	5% 1/16W MF-LF 402	R5081		
SMC_BC_ACOK	1	5% 1/16W MF-LF 402	R5087		
SMS_INT_L	1	5% 1/16W MF-LF 402	R5093		
SMC_P92	1	5% 1/16W MF-LF 402	R5076		
SMC_PA0	1	5% 1/16W MF-LF 402	R5091		
SMC_EXCARD_OC_L	1	5% 1/16W MF-LF 402	R5092		
SMC_ADAPTER_EN	1	5% 1/16W MF-LF 402	R5085		
SMC_CASE_OPEN	1	5% 1/16W MF-LF 402	R5086		
SMC_EXCARD_CP	1	5% 1/16W MF-LF 402	R5088		
PM_SLP_S5_L	1	5% 1/16W MF-LF 402	R5090		
PM_SLP_S4_L	1	5% 1/16W MF-LF 402	R5094		
MEM_EVENT_B_L	1	5% 1/16W MF-LF 402	R5089		

Debug Power "Buttons"




SYNC MASTER=K18_SENSORS		SYNC DATE=06/29/2009	
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	46 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


LPC+SPI Connector




SPI Bus Series Termination








EFI Debug ROM




SYNC MASTER=K17_MLB		SYNC DATE=06/23/2009	
LPC+SPI Debug Connector			
Apple Inc.		<SCH_NUM>	D
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	51 OF 132
		SHEET	47 OF 101




SYNC MASTER=K18_SENSORS		SYNC DATE=06/18/2009	
K18 SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	52 OF 132
		SHEET	48 OF 101



EDP for PPVIN_S5_CPU_IMVP_ISNS_R = 5.867 amps for K18.





U5303 only senses current up to 6.6A




SYNC MASTER=K18_SENSORS		SYNC DATE=06/29/2009	
Current & Voltage Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	53 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU VCore Load Side Current Sense / Filter


GPU VCore Current Sense




1.8V FB Current Sense




GFX VCore Current Sense



CPU & MEM 1.5V S3 (DDR) Current Sense




CPUVTT 1.05V Current Sense




SYNC MASTER=K18_SENSORS		SYNC DATE=07/02/2009	
Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack




CPU Proximity/CPU Die/PCH Proximity/Battery Charger Proximity




Note: EMC1414 can perform Beta Compensation for External Diode 1 only

SYNC MASTER=K18_SENSORS		SYNC DATE=06/18/2009	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 132		SHEET 51 OF 101	




SYNC MASTER=K19_MLB		SYNC DATE=05/29/2009	
PAGE TITLE: Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	56 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMPL02	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
		800A		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA MAX	10 OHM	0.6 V	36E-3 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	49A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC




TPAD BUTTONS DISABLE




PAGE TITLE		SYNC DATE=05/29/2009	
WELLSPRING 1		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	57 OF 132
		SHEET	53 OF 101

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812, R5813, C5818 MODIFIED



IPD FLEX CONNECTOR




Keyboard LED Driver



To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH = keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT

KBD BACKLIGHT CONNECTOR

PAGE TITLE		SYNC MASTER=K19_MLB		SYNC DATE=05/29/2009	
WELLSPRING 2					
Apple Inc.		DRAWING NUMBER	<SCH_NUM> D		
		REVISION	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>		
		PAGE	58 OF 132		
		SHEET	54 OF 101		




R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC

Analog SMS


Alternate location Analog SMS

Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation


Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation


PLACE CAPS ON SMS OUTPUT SIGNALS CLOSE TO SMC


SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE Sudden Motion Sensor (SMS)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 59 OF 132		SHEET 55 OF 101	




SYNC MASTER=K18_SENSORS		SYNC DATE=07/07/2009	
DEBUG SENSORS AND ADC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	60 OF 132
		SHEET	56 OF 101



SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 132
		SHEET	57 OF 101



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234




NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS


SYNC MASTER=K18 AUDIO		SYNC DATE=09/21/2009	
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	62 OF 132
		SHEET	58 OF 101

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 18K OHMS
 FC = 8 HZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS






SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE AUDIO: LINE INPUT FILTER			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 132		SHEET 59 OF 101	



ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=K18_AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE AUDIO: HEADPHONE FILTER			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 65 OF 132		SHEET 60 OF 101	

3X MONO SPEAKER AMPLIFIERS (SSM2315)
 APN: 353S2500
 GAIN = 6DB
 1ST ORDER FC (L&R) = 120 HZ +/- 30%
 1ST ORDER FC (SUB) = 58HZ +/- 30%



SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	66 OF 132
		SHEET	61 OF 101

AUDIO JACK 1 LO/HP JACK, SPDIF TX



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
AUDIO: JACKS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	67 OF 132
		SHEET	62 OF 101

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




EXTRACTION NOTIFICATION




PORT B LEFT (HEADSET MIC)
CRITICAL HP=80HZ, LP=8.82KHZ
MIKEY MIN_LINE_WIDTH=0.1MM
L6880 MIN_NECK_WIDTH=0.1MM
FERR-1000-OHM VOLTAGE=3.3V



PORT B RIGHT (BUILT-IN MIC)




PORT C DETECT (LINE-IN)




SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	68 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MagSafe DC Power Jack




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



BATTERY CONNECTOR




SYNC MASTER=K18 POWER		SYNC DATE=06/30/2009	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Reverse-Current Protection

This node is powered through body diodes:
 * DCIN through Q7080.
 * PBUS through Q7085, Charger TOP FET's and Q7055.

Inrush Limiter



PART	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0139	1	RES.0.010,0.5%,1W,0612-1	R7050	CRITICAL	BATT_3S


SYNC MASTER=K18 POWER SYNC DATE=06/30/2009

PBus Supply & Battery Charger


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
70 OF 132	
SHEET	
65 OF 101	



PAGE TITLE		DRAWING NUMBER	
5V / 3.3V Power Supply		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		72 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		66 OF 101	




C7360, C7361 close to memory

$$V_{out} = 0.75V * (1 + R_a / R_b)$$


Vout = 1.5V
13A max output
(Q7335 limit)
f = 400 kHz

SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009	
1.5V DDR3 Supply			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	73 OF 132
		SHEET	67 OF 101



SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
CPU IMVP VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	74 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

GFX IMVP VCore




$$I_{mon} = I_o \times R7540 \times 2\mu A/mV \times R7515$$

$$I_{mon} = I_o \times 45.2mV/A$$

$$22A \Rightarrow 1V$$


SYNC MASTER=K18 POWER		SYNC DATE=07/08/2009	
GFX IMVP VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		75 OF 132	69 OF 101

CPU VTT (1.05V S0) Regulator




SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009	
CPUVTT (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.2V S3 Regulator




1.05V S5 LDO


Ibex Peak-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.8V S0 Regulator



SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 132
		SHEET	71 OF 101



3.3V S3 FET

MOSFET	SiA417
CHANNEL	P-TYPE 8V/5V
RDS(ON)	23 mOhm @4.5V
LOADING	1.568 A (EDP)

3.3V S0 FET

MOSFET	SiA417
CHANNEL	P-TYPE 8V/5V
RDS(ON)	23 mOhm @4.5V
LOADING	2.3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	3.2 A (EDP)

3.3V S0 GPU FET

MOSFET	SiA417
CHANNEL	P-TYPE 8V/5V
RDS(ON)	23 mOhm @4.5V
LOADING	0.8 A (EDP)

1.2V S0 FET

MOSFET	SI2306BDS-GE3
CHANNEL	N-TYPE
RDS(ON)	65 mOhm @4.5V
LOADING	0.124 A (EDP)

5.0V S0 FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	3.5 A (EDP)

1.8V S0 GPU_IFPX FET

MOSFET	SI2312BDS
CHANNEL	N-TYPE
RDS(ON)	31 mOhm @4.5V
LOADING	0.3 A (EDP)

SYNC MASTER=K18 POWER SYNC DATE=06/10/2009

Power FETs


Apple Inc.

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	78 OF 132	SHEET	72 OF 101


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


3.3V, 5V S3 ENABLE




3.3V S5 ENABLE




S5 rail PWRGD



Other S0 RAILS




S0 ENABLE



27MHZ OE EN Generation


EXT GPU PWRGD Pullup



ENET Enable Generation


3.3V ENET FET

"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")
NOTE: S3 term is guaranteed by source of R7920 & Q7920, MUST BE S3 RAIL.




WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && "AC" || "S0")
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



GPU Rail Sequencing

GT216 GPU requires rails to come up in the following order:
1) 1.05V 2) GPU 3V3 3) GPU Vcore 4) GDDR3 1V8



SYNC MASTER=K17 REF SYNC DATE=06/15/2009

Power Control

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 79 OF 132
SHEET: 73 OF 101

Page Notes


Power aliases required by this page:
 - =PP1V2_GPU_PEX_PLLVDD
 - =PP1V2_GPU_PEX_IOVDDQ
 - =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)




BOM options provided by this page:
 (NONE)

86 81 79 76 74 7 6 PP1V05_S0GPU
 86 81 79 76 74 7 6 PP1V05_S0GPU
 86 81 79 76 74 7 6 PP1V05_S0GPU

PEX 1.1V Current = 2A



120 mA: GT216 A01 DG v3 01/09
 MIN_LINE_WIDTH=0.25 mm
 MIN_NECK_WIDTH=0.25 mm
 VOLTAGE=1.1V




PAGE TITLE		SYNC DATE=06/15/2009	
NV GT216 PCI-E		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	80 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	74 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PPIV8_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE			
NV GT216 CORE/FB POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	81 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	75 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Power aliases required by this page:
 - PPIV8_S0_FB_VDD
 - PPIV8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



SYNC MASTER=K17 REF SYNC DATE=06/15/2009


GDDR3 Frame Buffer A (Top)

Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL>
	PAGE 84 OF 132
	SHEET 77 OF 101

Power aliases required by this page:
 - PPIV8_S0_FB_VDD
 - PPIV8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



Apple Inc. logo

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SYNC MASTER=K17 REF SYNC DATE=06/15/2009

GDDR3 Frame Buffer B (Top)

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	85 OF 132
SHEET	78 OF 101


Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_M_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
 (NONE)

NOM options provided by this page:
 (NONE)

110mA

OMIT
 U8000
 NV-GT216
 BGA
 (6 OF 9)



GPIO0	K1	GPU VCORE VID3	80	82
GPIO1	K2	DP EG HPD	80	84
GPIO2	K3	GPU VCORE VID4	80	82
GPIO3	H3	EG LCD PWR EN	80	87
GPIO4	H2	EG BKLT EN	80	87
GPIO5	H1	GPU VCORE VID0	80	82
GPIO6	H4	GPU VCORE VID1	80	82
GPIO7	H5	GPU VCORE VID2	80	82
GPIO8	H6	SMC GFX OVERTEMP R	80	80
GPIO9	J7	TP GPU GSTATE<0>	80	80
GPIO10	K4	FB_VREF UNTERM	80	77 80
GPIO11	K5	GPU GPIO 11	80	80
GPIO12	H7	SMC GFX THROTTLE R	80	80
GPIO13	J4	FBVDD ALTVO	80	86
GPIO14	J6	NC GPU GPIO 14	80	80
GPIO15	L1	NC GPU GPIO 15	80	80
GPIO16	L2	GPU GPIO 16	80	80
GPIO17	L4	NC GPU GPIO 17	80	80
GPIO18	M4	NC GPU GPIO 18	80	80
GPIO19	L7	NC GPU GPIO 19	80	80
GPIO20	L5	NC GPU GPIO 20	80	80
GPIO21	K6	NC GPU GPIO 21	80	80
GPIO22	L6	NC GPU GPIO 22	80	80
GPIO23	M6	NC GPU GPIO 23	80	80

JTAG_TCK	AP14	TP GPU JTAG TCK	80	80
JTAG_TDI	AN14	TP GPU JTAG TDI	80	80
JTAG_TDO	AN16	TP GPU JTAG TDO	80	80
JTAG_TMS	AR14	TP GPU JTAG TMS	80	80
JTAG_TRST*	AP16	TP GPU JTAG TRST I	80	80
MIOA_CLKIN	N4	NC GPU MIOA CLKIN	80	80
MIOA_CLKOUT	R4	NC GPU MIOA CLKOUT	80	80
MIOA_CLKOUT*	T4	NC GPU MIOA CLKOUT	80	80
MIOA_CTL3	P5	NC GPU MIOA CTL3	80	80
MIOA_DE	N2	TP GPU MIOA DE	80	80
MIOA_D0	N1	TP GPU MIOA D<0>	80	80
MIOA_D1	P4	TP GPU MIOA D<1>	80	80
MIOA_D2	P1	TP GPU MIOA D<2>	80	80
MIOA_D3	P2	TP GPU MIOA D<3>	80	80
MIOA_D4	P3	TP GPU MIOA D<4>	80	80
MIOA_D5	T3	TP GPU MIOA D<5>	80	80
MIOA_D6	T2	TP GPU MIOA D<6>	80	80
MIOA_D7	T1	TP GPU MIOA D<7>	80	80
MIOA_D8	U4	TP GPU MIOA D<8>	80	80
MIOA_D9	U1	TP GPU MIOA D<9>	80	80
MIOA_D10	U2	GPU MIOA D<10>	80	80
MIOA_D11	U3	GPU MIOA D<11>	80	80
MIOA_D12	R6	GPU MIOA D<12>	80	80
MIOA_D13	T6	GPU MIOA D<13>	80	80
MIOA_D14	N6	GPU MIOA D<14>	80	80
MIOA_HSYNC	N3	NC GPU MIOA HSYNC	80	80
MIOA_VSYNC	L3	NC GPU MIOA VSYNC	80	80

MIOB_CLKIN	AE1	NC GPU MIOB CLKIN	80	80
MIOB_CLKOUT	V4	NC GPU MIOB CLKOUT	80	80
MIOB_CLKOUT*	M4	NC GPU MIOB CLKOUT	80	80
MIOB_CTL3	M3	NC GPU MIOB CTL3	80	80
MIOB_DE	Y5	NC GPU MIOB DE	80	80
MIOB_D0	Y1	NC GPU MIOB D<0>	80	80
MIOB_D1	Y2	NC GPU MIOB D<1>	80	80
MIOB_D2	Y3	NC GPU MIOB D<2>	80	80
MIOB_D3	AB3	NC GPU MIOB D<3>	80	80
MIOB_D4	AB2	NC GPU MIOB D<4>	80	80
MIOB_D5	AB1	NC GPU MIOB D<5>	80	80
MIOB_D6	AC4	NC GPU MIOB D<6>	80	80
MIOB_D7	AC1	NC GPU MIOB D<7>	80	80
MIOB_D8	AC2	NC GPU MIOB D<8>	80	80
MIOB_D9	AC3	NC GPU MIOB D<9>	80	80
MIOB_D10	AE3	NC GPU MIOB D<10>	80	80
MIOB_D11	AE2	NC GPU MIOB D<11>	80	80
MIOB_D12	U6	NC GPU MIOB D<12>	80	80
MIOB_D13	M6	NC GPU MIOB D<13>	80	80
MIOB_D14	Y6	NC GPU MIOB D<14>	80	80

MIOB_HSYNC	M1	NC GPU MIOB HSYNC	80	80
MIOB_VSYNC	M2	NC GPU MIOB VSYNC	80	80
THERMDP	B5	GPU TDIODE P	81	80 99
THERMDN	B4	GPU TDIODE N	80	81 80 99

GPU STRAP<0>	M5	STRAP0
GPU STRAP<1>	M7	STRAP1
GPU STRAP<2>	V7	STRAP2


SYNC MASTER=K17 REF SYNC DATE=06/15/2009

NV GT216 GPIO/MIO/MISC

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 86 OF 132
 SHEET 79 OF 101



Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]

Strap S1/S2 Bit[3:0]	PU/PD Rval	Strap S1/S2 Bit[3:0]	PU/PD Rval	PCI_DEVID[4:0]=0x14
0	0000 PD 5k	8	1000 PU 5k	
1	0001 PD 10k	9	1001 PU 10k	
2	0010 PD 15k (HYN 256)	A	1010 PU 15k	
3	0011 PD 20k (SAM 256)	B	1011 PU 20k	
4	0100 PD 25k (SAM 512)	C	1100 PU 25k	
5	0101 PD 30k	D	1101 PU 30k	
6	0110 PD 35k (HYN 512)	E	1110 PU 35k	
7	0111 PD 45k	F	1111 PU 45k	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0353	1	RES,MTL FILM,1/16W,24.9K,1,0402,SMD,LF	R8708		VRAM_512_SAMSUNG
114S0368	1	RES,MTL FILM,1/16W,35.7K,1,0402,SMD,LF	R8708		VRAM_512_HYNIX
114S0343	1	RES,MTL FILM,1/16W,20.0K,1,0402,SMD,LF	R8708		VRAM_256_SAMSUNG
114S0331	1	RES,MTL FILM,1/16W,15.0K,1,0402,SMD,LF	R8708		VRAM_256_HYNIX

GT216 GPIOs & STRAPS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 87 OF 132
 SHEET: 80 OF 101

SYNC MASTER=K17 REF SYNC DATE=06/15/2009

Page Notes

Power aliases required by this page:
 - PP1V8_GPU_IPFX
 - PP3V3_GPU_IPPCD_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Sum of peak currents: 240mA

72 7 4 PP1V8_GPU_IPFX

81 79 76 74 7 86 PP1V05_S0GPU

GPU IPFEF RSET #1
 GPU IPFC RSET #1
 GPU IFPAB RSET #1
 GPU IFPD RSET #1

88 81 79 76 74 7 4 PP1V05_S0GPU

84 82 81 80 79 74 72 7 4 PP3V3_S0GPU

PP1V1_GPU_IPFEF_IOVDD F #1
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.1 mm
 VOLTAGE=1.1V

PP1V8_GPU_IPFEF_PLLVDD F #1
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.1 mm
 VOLTAGE=1.8V
 Power inputs must be pulled down if not used

CRITICAL
 L8800
 300-OHM-0.5A

0603-1

L8805
 180-OHM-1.5A

L8810
 180-OHM-1.5A

CRITICAL
 L8815
 300-OHM-0.5A

0603-1

PP1V8_GPU_IPFAB_IOVDD F
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.8V

PP1V1_GPU_IPFAB_PLLVDD F #1
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.1V

PP1V1_GPU_IPPCD_IOVDD F #1
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.1 mm
 VOLTAGE=1.1V

PP3V3_GPU_IPFC_PLLVDD F #1
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.5V

PP1V8_GPU_IPFEF_PLLVDD F #1
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.1 mm
 VOLTAGE=1.8V

PP1V8_GPU_IPFEF_PLLVDD F #1
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.1 mm
 VOLTAGE=1.8V

GPU_DACA_VDD
 GPU_DACB_VDD
 PP1V8_GPU_IPFD_PLLVDD
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.1 mm
 VOLTAGE=1.8V

GPU_IPFD_RSET #1

OMIT
 U8000
 NV-GT216
 BGA
 (5 OF 9)

IFPPA_TXC* AM11 LVDS EG A CLK P #79 98
 IFPPA_TXC* AM12 LVDS EG A CLK N #79 98
 IFPPA_TXD0* AM8 LVDS EG A DATA P<0> #79 98
 IFPPA_TXD0* AM10 LVDS EG A DATA N<0> #79 98
 IFPPA_TXD1* AM9 LVDS EG A DATA P<1> #79 98
 IFPPA_TXD1* AM11 LVDS EG A DATA N<1> #79 98
 IFPPA_TXD2* AK10 LVDS EG A DATA P<2> #79 98
 IFPPA_TXD2* AL10 LVDS EG A DATA N<2> #79 98
 IFPPA_TXD3* AK11 NC LVDS EG A DATA P<3> #80 98
 IFPPA_TXD3* AL11 NC LVDS EG A DATA N<3> #80 98
 IFPPB_TXC* AP13 NC LVDS EG B CLK P #80 98
 IFPPB_TXC* AN13 NC LVDS EG B CLK N #80 98
 IFPPB_TXD4* AN8 LVDS EG B DATA P<0> #79 98
 IFPPB_TXD4* AP8 LVDS EG B DATA N<0> #79 98
 IFPPB_TXD5* AP10 LVDS EG B DATA P<1> #79 98
 IFPPB_TXD5* AN10 LVDS EG B DATA N<1> #79 98
 IFPPB_TXD6* AR11 LVDS EG B DATA P<2> #79 98
 IFPPB_TXD6* AR10 LVDS EG B DATA N<2> #79 98
 IFPPB_TXD7* AN11 NC LVDS EG B DATA P<3> #80 98
 IFPPB_TXD7* AP11 NC LVDS EG B DATA N<3> #80 98

IFPPC_AUX_I2CW_SCL AP2 DP EG AUX CH P #84 98
 IFPPC_AUX_I2CW_SDA* AN3 DP EG AUX CH N #84 98
 IFPPC_L0 AM7 DP EG ML P<0> #84 98
 IFPPC_L0* AM6 DP EG ML N<0> #84 98
 IFPPC_L1 AL5 DP EG ML P<1> #84 98
 IFPPC_L1* AM5 DP EG ML N<1> #84 98
 IFPPC_L2 AM3 DP EG ML P<2> #84 98
 IFPPC_L2* AM4 DP EG ML N<2> #84 98
 IFPPC_L3 AP1 DP EG ML P<3> #84 98
 IFPPC_L3* AR2 DP EG ML N<3> #84 98


IFPPD_AUX_I2CX_SCL AP4 NC #84 98
 IFPPD_AUX_I2CX_SDA* AN4 NC #84 98
 IFPPD_L0 AP4 NC #84 98
 IFPPD_L0* AN4 NC #84 98
 IFPPD_L1 AP4 NC #84 98
 IFPPD_L1* AN4 NC #84 98
 IFPPD_L2 AP4 NC #84 98
 IFPPD_L2* AN4 NC #84 98
 IFPPD_L3 AP4 NC #84 98
 IFPPD_L3* AN4 NC #84 98

IFPPE_AUX_I2CY_SCL AP4 NC #84 98
 IFPPE_AUX_I2CY_SDA* AN4 NC #84 98
 IFPPE_L0 AP4 NC #84 98
 IFPPE_L0* AN4 NC #84 98
 IFPPE_L1 AP4 NC #84 98
 IFPPE_L1* AN4 NC #84 98
 IFPPE_L2 AP4 NC #84 98
 IFPPE_L2* AN4 NC #84 98
 IFPPE_L3 AP4 NC #84 98
 IFPPE_L3* AN4 NC #84 98

IFPPF_AUX_I2CZ_SCL AP4 NC #84 98
 IFPPF_AUX_I2CZ_SDA* AN4 NC #84 98
 IFPPF_L0 AP4 NC #84 98
 IFPPF_L0* AN4 NC #84 98
 IFPPF_L1 AP4 NC #84 98
 IFPPF_L1* AN4 NC #84 98
 IFPPF_L2 AP4 NC #84 98
 IFPPF_L2* AN4 NC #84 98
 IFPPF_L3 AP4 NC #84 98
 IFPPF_L3* AN4 NC #84 98


DACA_RED AK5 NC #84 98
 DACA_GREEN AK4 NC #84 98
 DACA_BLUE AK4 NC #84 98
 DACA_HSYNC AK3 NC #84 98
 DACA_VSYNC AK3 NC #84 98
 DACB_RED AK4 NC #84 98
 DACB_GREEN AK4 NC #84 98
 DACB_BLUE AK4 NC #84 98
 DACB_HSYNC AK4 NC #84 98
 DACB_VSYNC AK4 NC #84 98

CEC AR5 GPU CEC #84 98



PAGE TITLE		SYNC DATE=06/15/2009	
NV GT216 VIDEO INTERFACES			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	88 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	81 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

K18 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P75V	GPUVID4_1, GPUVID3_0, GPUVID2_1, GPUVID1_0, GPUVID0_1
GPUVID_0P82V	GPUVID4_1, GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_0P90V	GPUVID4_0, GPUVID3_1, GPUVID2_1, GPUVID1_1, GPUVID0_1


SYNC MASTER=K18 POWER SYNC DATE=07/14/2009

GPU (GT216) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 89 OF 132
 SHEET: 82 OF 101




518S0651


SYNC MASTER=K19_MLB		SYNC DATE=05/29/2009	
LVDS Display Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	90 OF 132
		SHEET	83 OF 101

LVDS Transmitter Termination


All emulated LVDS outputs require this termination



DisplayPort Mux




LVDS DDC MUX



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
Muxed Graphics Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	93 OF 132
		SHEET	84 OF 101

Port Power Switch




Q9440 must have Drain to Gate leakage of <50nA and Gate to Source resistance of >5MΩ

DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).


SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	94 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	85 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1V05 S0 GPU FET




1V8 / 1V55 / 1V35 S0 FRAMEBUFFER REGULATOR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0336	1	RES,1/16W,16.9K,1%,0402,LF	R9588		FB1V35
114S0357	1	RES,1/16W,27.4K,1%,0402,LF	R9589		FB1V35



FB VDD	
FBVDD_ALTVO	Regulator Output
0	1.35 / 1.55 V
1	1.80 V

SYNC MASTER=K18 POWER		SYNC DATE=06/26/2009	
1V8 / 1V55 FB Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	95 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	86 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



GMUX CPLD

LVDS Receiver Termination

Required Pullups

Required Pulldowns

OMIT CRITICAL

87 19	JTAG GMUX TCK	K14	TCK
87 19	JTAG GMUX TDI	L13	TDI
87 20	JTAG GMUX TDO	K13	TDO
87 19	JTAG GMUX TMS	L12	TMS
87 19	GMUX TOE	K2	TOE
87 19	GMUX CFG0	K1	CFG0

U9600 XP25-5 CSBGA

89 8	LCD BKLT EN	P2	PB7A
88 8 6	LCD BKLT PWM	N2	PB7B
87 8 4	LVDS DDC SEL EG	P4	PB14A
87 8 4	LVDS DDC SEL IG	N4	PB14B
84	DP MUX EN	N3	PB15A (OD)
87 8 4	DP MUX SEL EG	M4	PB15B
87 8 4	EG RESET L	P5	PB16A
87 8 6 7 3	EG RAIL1 EN	M5	PB16B
87 8 7 3	EG RAIL2 EN	P6	PB17A
87 8 7 3	EG RAIL3 EN	M6	PB17B
87 8 6 7 3	EG RAIL4 EN	P7	PB18A
87 8 6 7 3	EG CLKREQ L	M7	PB18B (OD)
80	DP CA DET EG	N7	PB19A
87 8 3	LCD PWR EN	N8	PB19B
94 47 45 17 6	LPC AD<0>	P9	PB20A
94 47 45 17 6	LPC AD<1>	N9	PB20B
94 47 45 17 6	LPC AD<2>	P10	PB26A
94 47 45 17 6	LPC AD<3>	M10	PB26B
94 47 45 17 6	LPC FRAME L	P12	PB27A
94 47 45 17 6	LPCPLUS RESET L	P13	PB27B
94 47 45 17 6	LPC CLK33M GMUX	N12	PB28A
20	GMUX INT	P14	PB28B

PT7A	A2	LVDS B DATA P<0>	04 08
PT7B	A3	LVDS B DATA N<0>	04 08
PT8A	A1	LVDS B DATA P<1>	04 08
PT8B	B3	LVDS B DATA N<1>	04 08
PT9A	C5	LVDS B DATA P<2>	04 08
PT9B	A5	LVDS B DATA N<2>	04 08
PT14A	B6	EG PWRSEQ EN	04 08
PT14B	C7	GMUX DEBUG RESET L	04 08
PT15A	A6	LVDS A CLK P	04 08
PT15B	A7	LVDS A CLK N	04 08
PT16A	C8	LVDS B CLK P	04 08
PT16B	C9	LVDS B CLK N	04 08
PT17A	A8	LVDS A DATA P<0>	04 08
PT17B	B9	LVDS A DATA N<0>	04 08
PT18A	A9	LVDS A DATA P<1>	04 08
PT18B	C10	LVDS A DATA N<1>	04 08
PT19A	B10	LVDS A DATA P<2>	04 08
PT19B	A10	LVDS A DATA N<2>	04 08
PT20A	A11	GND	
PT20B	B12	GND	
PT28A	B13	GND	
PT28B	A13	GND	

PR2A	A14	DP CA DET	04 08
PR2B	B14	DP HOTPLUG DET	04 08
PR6A	D12	LVDS EG A DATA P<0>	04 08
PR6B	D13	LVDS EG A DATA N<0>	04 08
PR7A	D14	LVDS EG A DATA P<1>	04 08
PR7B	E14	LVDS EG A DATA N<1>	04 08
PR8A	F12	LVDS EG A DATA P<2>	04 08
PR8B	F12	LVDS EG A DATA N<2>	04 08
PR9A	F14	LVDS EG B DATA P<0>	04 08
PR9B	G14	LVDS EG B DATA N<0>	04 08
PR10A	G12	LVDS EG B DATA P<1>	04 08
PR10B	G13	LVDS EG B DATA N<1>	04 08
PR11A	H13	LVDS EG B DATA P<2>	04 08
PR11B	H12	LVDS EG B DATA N<2>	04 08
PR12A	H14	LVDS EG A CLK P	04 08
PR12B	J12	LVDS EG A CLK N	04 08
PR14A	L14	LVDS IG PANEL PWR	0 10
PR14B	M13	EG LCD PWR EN	0 10
PR24A	N14	LVDS IG BKL ON	0 10
PR24B	N13	EG BKLT EN	0 10

SYNC MASTER=K17 REF SYNC DATE=06/15/2009


Graphics MUX (GMUX)

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	96 OF 132	SHEET	87 OF 101

*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPVOUT_S0_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 * LVDS_IG_BKL_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



SYNC MASTER=K18_BKLT		SYNC DATE=07/29/2009	
LCD BACKLIGHT DRIVER			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	97 OF 132
		SHEET	88 OF 101



SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE LCD Backlight Support			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 98 OF 132		SHEET 89 OF 101	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

Blank Page, was 1.2V/1.8V in K19

SYNC MASTER=K18 POWER		SYNC DATE=06/10/2009	
PAGE TITLE Misc Power Supplies			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 99 OF 132		SHEET 90 OF 101	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.1 and Table 4-184.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	9 18
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	9 18
	CPU_50S	CPU_AGTL	FDI FSYN<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI LSYN<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI INT	9 18
CPU_PECT	CPU_50S	PCIE	CPU PECT	10 20
FSB_CPURST_L	CPU_50S	CPU_AGTL	FSB CPURST L	10 25
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	10 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD	10 18 31
CPU_VTT_S0_PGOOD	CPU_50S	CPU_AGTL	CPUVTT_S0_PGOOD	10 70
XDP_XPH_EMRG00N	CPU_50S	CPU_ITP	XDP CPUPWRGD	10 25
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET L	10 25 27
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP PRDY L	10 25
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP PREQ L	10 25
	CPU_50S	CPU_AGTL	PM EXT TS L<0>	10 46
	CPU_50S	CPU_AGTL	PM EXT TS L<1>	10 46
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP0	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP1	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP2	10
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<17..0>	8 9 25
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L	10
	CPU_50S	CPU_AGTL	TP CPU VTT SELECT	8 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 46 68
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 20 25
PM_THRMTRIP_L	CPU_50S	CPU_BMII	PM THRMTRIP L	10 20 46
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M CPU P	10 20
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M CPU N	10 20
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M ITP P	10 25
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M ITP N	10 25
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M CPU P	10 17
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M CPU N	10 17
	CPU_55S	CPU_BMII	CPU PSI L	12 15 68
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	12 15 68
	CPU_27P4S	CPU_COMP	CPU PEG COMP	9
	CPU_27P4S	CPU_COMP	CPU PEG RBIAS	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP3	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP2	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP1	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP0	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	25
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	25
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	10 25
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	10 25
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<6..0>	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<7>	10 25
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	25
	CPU_55S	CPU_BMII	CPU VID<6..0>	8 12 15
	CPU_50S	CPU_AGTL	CPUIMVP_IMON	12 50 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	12 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	12 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VTTSENSE P	12 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VTTSENSE N	12 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE P	13 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE N	13 69
PM_DPRSLEVR	CPU_55S	CPU_BMII	GFX VID<6..0>	8 13
	CPU_50S	CPU_AGTL	GFX DPRSLPVR	13 69
	CPU_50S	CPU_AGTL	GFX VR EN	13 69
	CPU_50S	CPU_AGTL	GFXIMVP_IMON	13 69
	PCIE_85D	PCIE	PEG R2D P<15..0>	74
	PCIE_85D	PCIE	PEG R2D N<15..0>	74
PEG_R2D	PCIE_85D	PCIE	PEG R2D C P<15..0>	8 9 74
	PCIE_85D	PCIE	PEG R2D C N<15..0>	8 74
PEG_D2R	PCIE_85D	PCIE	PEG D2R P<15..0>	8 9 74
	PCIE_85D	PCIE	PEG D2R N<15..0>	8 74
	PCIE_85D	PCIE	PEG D2R C P<15..0>	74
	PCIE_85D	PCIE	PEG D2R C N<15..0>	74

SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
CPU Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	100 OF 132
		SHEET	91 OF 101

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

DDR3:
 DQ/DM signals should be matched within 0.508mm of associated DQS pair.
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.
 SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DM<0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DM<1>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DM<2>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DM<3>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DM<4>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DM<5>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DM<6>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DM<0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DM<1>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DM<2>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DM<3>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DM<4>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DM<5>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DM<6>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SYNC MASTER=K17 REF SYNC DATE=06/15/2009

Apple Inc.

Memory Constraints

DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 101 OF 132
 SHEET: 92 OF 101

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?	SATA	TOP,BOTTOM	=3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP IG ML P<3..0>	8 84
DP_ML	DP_85D	DISPLAYPORT	DP IG ML N<3..0>	8 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH P	8 18 84
DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH N	8 18 84
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A_DATAP<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A_DATAN<3>	8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKP	6 8 18
LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKN	6 8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA P<2..0>	18 87
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA N<2..0>	18 87
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B_DATAP<3>	8 18
LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B_DATAN<3>	8 18
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P	17 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C N	17 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D P	6 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D N	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	17 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N	17 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R C P	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R C N	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	17 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C N	17 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D P	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D N	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	17 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R N	17 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C P	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C N	6 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRV IN P	42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRV IN N	42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRV OUT P	42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRV OUT N	42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRV IN P	42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRV IN N	42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRV OUT P	42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRV OUT N	42
PCH_SATA_ICOMP		SATA_ICOMP	PCH SATAICOMP	17
USB_HUB1_UP	USB_85D	USB	USB HUB1 UP P	19 35
USB_HUB1_UP	USB_85D	USB	USB HUB1 UP N	19 35
USB_HUB2_UP	USB_85D	USB	USB HUB2 UP P	19 36
USB_HUB2_UP	USB_85D	USB	USB HUB2 UP N	19 36
USB_EXTA	USB_85D	USB	USB EXTA P	36 43
USB_EXTA	USB_85D	USB	USB EXTA N	36 43
USB_EXTB	USB_85D	USB	USB EXTB P	35 43
USB_EXTB	USB_85D	USB	USB EXTB N	35 43
USB_EXTC	USB_85D	USB	USB EXTC P	8 35
USB_EXTC	USB_85D	USB	USB EXTC N	8 35
USB_EXTD	USB_85D	USB	USB EXTD P	
USB_EXTD	USB_85D	USB	USB EXTD N	
USB_MINI	USB_85D	USB	USB MINI P	
USB_MINI	USB_85D	USB	USB MINI N	
USB_WM	USB_85D	USB	USB WM P	
USB_WM	USB_85D	USB	USB WM N	
USB_CAMERA	USB_85D	USB	USB CAMERA CONN P	6 33
USB_CAMERA	USB_85D	USB	USB CAMERA CONN N	6 33
USB_BT	USB_85D	USB	USB BT P	33 36
USB_BT	USB_85D	USB	USB BT N	33 36
USB_TPAD	USB_85D	USB	USB TPAD P	36 53
USB_TPAD	USB_85D	USB	USB TPAD N	36 53
USB_IR	USB_85D	USB	USB IR P	35 44
USB_IR	USB_85D	USB	USB IR N	35 44
USB_SDCARD	USB_85D	USB	USB SDCARD P	8 34 36
USB_SDCARD	USB_85D	USB	USB SDCARD N	8 34 36
USB_BRCRYPT	USB_85D	USB	USB BRCRYPT P	19 101
USB_BRCRYPT	USB_85D	USB	USB BRCRYPT N	19 101
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH USB RBIAS	19
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M_PCH_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M_PCH_N	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M_PCH_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M_PCH_N	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M_DOT_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M_DOT_N	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M_SATA_P	17 26
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M_SATA_N	17 26
CPH_50S	CLK_PCIE	CLK_PCIE	PCH CLK14P3M_REFCLK	17 26
CPH_50S	CLK_PCIE	CLK_PCIE	PCH CLK33M_PCIIN	17 27
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	GFX CLK120M_DPLLSS_P	10 17
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	GFX CLK120M_DPLLSS_N	10 17

SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	102 OF 132
		SHEET	93 OF 101

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC AD<3..0>	6 17 45 47 87
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L	6 17 45 47 87
LPC_RESET_L	LPC_50S	LPC	LPCPLUS RESET L	6 27 47 87
MCP_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R	19 27
	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC	27 45
	CLK_LPC_50S	CLK_LPC	LPC CLK33M LPCPLUS	6 27 47
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	17 25 26 28 30 32 42 47 48 63
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	88
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	25 26 28 30 32 42 47 48 63
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	17 48
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	17 48
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	17 48
HDA_BIT_CLK	HDA_50S	HDA	HDA BIT_CLK	17 58
	HDA_50S	HDA	HDA BIT_CLK R	17
HDA_SYNC	HDA_50S	HDA	HDA SYNC	17 58
	HDA_50S	HDA	HDA SYNC R	17
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	17
	HDA_50S	HDA	HDA_RST_R_L	17 58
HDA_SDIN0	HDA_50S	HDA	HDA SDIN0	17 58
	HDA_50S	HDA	AUD SDI R	58
HDA_SDOUT	HDA_50S	HDA	HDA SDOUT	17 58
	HDA_50S	HDA	HDA SDOUT R	17
PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	18 46
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	17 47
	SPI_55S	SPI	SPI_CLK	47
SPI_MOST	SPI_55S	SPI	SPI_MOST_R	17 47
	SPI_55S	SPI	SPI_MOST	47
SPI_MISO	SPI_55S	SPI	SPI_MISO	17 47
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	17 47
	SPI_55S	SPI	SPI_CS0_L	47
	PCIE_85D	PCIE	PCIE ENET R2D P	37
	PCIE_85D	PCIE	PCIE ENET R2D N	37
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE ENET R2D C P	17 37
	PCIE_85D	PCIE	PCIE ENET R2D C N	17 37
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE ENET D2R P	17 37
	PCIE_85D	PCIE	PCIE ENET D2R N	17 37
	PCIE_85D	PCIE	PCIE ENET D2R C P	37
	PCIE_85D	PCIE	PCIE ENET D2R C N	37
	PCIE_85D	PCIE	PCIE AP R2D P	6 33
	PCIE_85D	PCIE	PCIE AP R2D N	6 33
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C P	17 33
	PCIE_85D	PCIE	PCIE AP R2D C N	17 33
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R P	6 17 33
	PCIE_85D	PCIE	PCIE AP D2R N	6 17 33
	PCIE_85D	PCIE	PCIE FW R2D P	39
	PCIE_85D	PCIE	PCIE FW R2D N	39
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE FW R2D C P	17 39
	PCIE_85D	PCIE	PCIE FW R2D C N	17 39
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE FW D2R P	17 39
	PCIE_85D	PCIE	PCIE FW D2R N	17 39
	PCIE_85D	PCIE	PCIE FW D2R C P	39
	PCIE_85D	PCIE	PCIE FW D2R C N	39
PCIE_AP_D2R	PCIE_85D	PCIE	CONN PCIE AP D2R P	
	PCIE_85D	PCIE	CONN PCIE AP D2R N	
PCIE_AP_R2D	PCIE_85D	PCIE	CONN PCIE AP R2D P	
	PCIE_85D	PCIE	CONN PCIE AP R2D N	
MCP_PE0_BEECLK	CLK_PCIE_90D	CLK_PCIE	PEG CLK100M P	17 74
	CLK_PCIE_90D	CLK_PCIE	PEG CLK100M N	17 74
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M ENET P	17 37
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M ENET N	17 37
MCP_PE1_BEECLK	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP P	17 33
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP N	17 33
MCP_PE2_BEECLK	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW P	17 39
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW N	17 39
MCP_PE3_BEECLK	CLK_PCIE_90D	CLK_PCIE	NC_PCIE CLK100M EXCARD P	8 17
	CLK_PCIE_90D	CLK_PCIE	NC_PCIE CLK100M EXCARD N	8 17
CPH_VSS_NCTF<1>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<1>	6 20
CPH_VSS_NCTF<2>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<2>	6 20
CPH_VSS_NCTF<5>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<5>	6 20
TP_PCH_VSS_NCTF<7>	CPH_27P4S	CPH_COMP	TP_PCH VSS NCTF<7>	20
CPH_VSS_NCTF<9>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<9>	6 20 94
CPH_VSS_NCTF<9>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<9>	6 20 94
CPH_VSS_NCTF<11>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<11>	6 20
CPH_VSS_NCTF<12>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<12>	6 20
CPH_VSS_NCTF<15>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<15>	6 20
CPH_VSS_NCTF<17>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<17>	6 20
CPH_VSS_NCTF<19>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<19>	6 20
CPH_VSS_NCTF<21>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<21>	6 20
CPH_VSS_NCTF<22>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<22>	20
CPH_VSS_NCTF<25>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<25>	6 20
CPH_VSS_NCTF<27>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<27>	6 20
CPH_VSS_NCTF<29>	CPH_27P4S	CPH_COMP	PCH VSS NCTF<29>	6 20

SYNC_MASTER=K17_REF SYNC_DATE=06/15/2009

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 103 OF 132
SHEET 94 OF 101

CAESAR II (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

CAESAR II (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	ENET_50S	ENET_3X	BCM5764 CLK25M XTALI	27 37
	ENET_50S	ENET_3X	BCM5764 CLK25M XTALO	27 37
	ENET_50S	ENET_3X	ENET RESET L	27 37
	ENET_MDI	ENET_100D	ENET MDI P<3..0>	37 38
	ENET_100D	ENET_MDI	ENET MDI N<3..0>	37 38

D
C
B
A

D
C
B
A

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
Ethernet Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	95 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
EW_P0_TPA	EW_110D	EW_TP	NC FW0 TPAP	6 39 41
EW_P0_TPB	EW_110D	EW_TP	NC FW0 TPAN	39 41
EW_P0_TPB	EW_110D	EW_TP	NC FW0 TPBP	6 39 41
EW_P0_TPB	EW_110D	EW_TP	NC FW0 TPBN	6 39 41
EW_P1_TPA	EW_110D	EW_TP	FW PORT1 TPA P	39 40 41
EW_P1_TPA	EW_110D	EW_TP	FW PORT1 TPA N	39 40 41
EW_P1_TPB	EW_110D	EW_TP	FW PORT1 TPB P	39 40 41
EW_P1_TPB	EW_110D	EW_TP	FW PORT1 TPB N	39 40 41
Port 2 Not Used				

D

D

C

C

B

B

A

A

SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE FireWire Constraints			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 105 OF 132		SHEET 96 OF 101	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SMBUS_SMC A S3 SCL	6 33 45 48 54
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 33 45 48 54
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	45 48 51
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	45 48 51
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	45 48 51 81
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	45 48 51 81
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 45 48 54 85
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 45 48 54 85
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	45 48 56
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	45 48 56
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB		

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CHGR_CSI P	65
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI N	65
	1T01_DIFFPAIR		CHGR_CSO P	65
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO N	65
	1T01_DIFFPAIR			

D

D

C


C

B

B

A

A

SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE: SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	106 OF 132
		SHEET	97 OF 101

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR3_40R55SE, GDDR3_40SE, GDDR3_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR3_CLK, GDDR3_CMD, GDDR3_DATA, GDDR3_DQS.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D, LVDS_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT, LVDS.

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel. DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. Max length of LVDS/DisplayPort/TMDS traces: 13 inches. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR3 FB A/B Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net constraints for GDDR3 FB A/B, such as FB_A_CLK, FB_A_CMD, FB_A_DATA, FB_A_DQS, FB_A_DQ, FB_A_DQM, FB_A_DOM, FB_A_RDQS.

GDDR3 FB C/D Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net constraints for GDDR3 FB C/D, such as FB_B_CLK, FB_B_CMD, FB_B_DATA, FB_B_DQS, FB_B_DQ, FB_B_DQM, FB_B_DOM, FB_B_RDQS.

MUXGFX Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net constraints for MUXGFX, such as LVDS A/B CLK, LVDS A/B DATA, LVDS B CLK, LVDS B DATA, LVDS CONN A/B CLK, LVDS CONN A/B DATA, DP ML, DP AUX CH.

G96 Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net constraints for G96, such as CLK_SLOW_55S, LVDS EG A/B CLK, LVDS EG A/B DATA, NC LVDS EG A/B DATA, DP EG ML, DP EG AUX CH.

GPU (GT216) CONSTRAINTS. Apple Inc. DRAWING NUMBER: <SCH_NUM> D. REVISION: <E4LABEL>. BRANCH: <BRANCH>. PAGE: 107 OF 132. SHEET: 98 OF 101. SYNC MASTER=K17 REF. SYNC DATE=06/15/2009. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

D

D

C

C

B

B

A

A

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_LTO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_LTO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	10 MM	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K18 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	ENET_100D	ENETCONN	ENETCONN P<3_0>
	ENET_100D	ENETCONN	ENETCONN N<3_0>
	SATA_90D	SATA	SATA_ODD_R2D_UF_P
	SATA_90D	SATA	SATA_ODD_R2D_UF_N
	SATA_90D	SATA	SATA_ODD_D2R_UF_P
	SATA_90D	SATA	SATA_ODD_D2R_UF_N
	SATA_90D	SATA	SATA_HDD_D2R_UF_P
	SATA_90D	SATA	SATA_HDD_D2R_UF_N
	SATA_90D	SATA	SATA_HDD_R2D_UF_P
	SATA_90D	SATA	SATA_HDD_R2D_UF_N
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM CPUUTMSNS D2 P
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM CPUUTMSNS D2 N
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM CPU_THERMD P
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM CPU_THERMD N
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM GPUUTMSNS D P
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM GPUUTMSNS D N
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM GPU_TDIODE P
	SENSE_DIFFPAIR	THERM_LTO1_55S	THERM GPU_TDIODE N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE CPUVTTISNS R N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE CPUVTTISNS R P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE CPUVTTIS0 CS N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE CPUVTTIS0 CS P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE DDRISNS R N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE DDRISNS R P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GFXIMVP CS N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GFXIMVP CS P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GFXIMVP CS R N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GFXIMVP CS R P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GFX ISNS R N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GFX ISNS R P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GPUISENS N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE GPUISENS P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS LV5_S3 N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS LV5_S3 P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS AIRPORT N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS AIRPORT P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS AIRPORT R
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS AIRPORT R P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS CPU N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS CPU P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS HDD N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS HDD P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS HDD R N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS HDD R P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS LCDBKLT N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS LCDBKLT P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS ODD N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS ODD P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS ODD R N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS ODD R P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS P1V8GPU N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS P1V8GPU P
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS P1V8GPU R N
	SENSE_DIFFPAIR	SENSE_LTO1_55S	SENSE ISNS P1V8GPU R P

K18 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE PCIE_CLK100M_AP_CONN_P
		CLK_PCIE_90D	CLK_PCIE PCIE_CLK100M_AP_CONN_N
		IT01_DIFFPAIR	IT01_DIFFPAIR CHGR_CSI_R_P
		IT01_DIFFPAIR	IT01_DIFFPAIR CHGR_CSI_R_N
		IT01_DIFFPAIR	IT01_DIFFPAIR CHGR_CSO_R_P
		IT01_DIFFPAIR	IT01_DIFFPAIR CHGR_CSO_R_N
	(USB_EXTN)	USB_85D	USB_85D USB2_EXTN_MUXED_P
	(USB_EXTN)	USB_85D	USB_85D USB2_EXTN_MUXED_N
	(USB_EXTN)	USB_85D	USB_85D USB2_LTI_P
	(USB_EXTN)	USB_85D	USB_85D USB2_LTI_N
		USB_85D	USB_85D CONN_USB2_BT_P
		USB_85D	USB_85D CONN_USB2_BT_N
		USB_85D	USB_85D USB_LT2_P
		USB_85D	USB_85D USB_LT2_N
		DP_85D	DP_85D DP_IG_AUX_CH_C_P
		DP_85D	DP_85D DP_IG_AUX_CH_C_N
	SPK_OUT	DIFFPAIR	AUDIO SPKRCONN_L_OUT_P
	SPK_OUT	DIFFPAIR	AUDIO SPKRCONN_L_OUT_N
	SPK_OUT	DIFFPAIR	AUDIO SPKRCONN_R_OUT_P
	SPK_OUT	DIFFPAIR	AUDIO SPKRCONN_R_OUT_N
	SPK_OUT	DIFFPAIR	AUDIO SPKRCONN_S_OUT_P
	SPK_OUT	DIFFPAIR	AUDIO SPKRCONN_S_OUT_N
		USB_85D	USB_85D USB_TPAD_R_P
		USB_85D	USB_85D USB_TPAD_R_N
		SB_POWER	PP3V3_S5
		SB_POWER	PP3V3_S0
		SB_POWER	PP1V5_S3RS0
		GND	GND

SYNC MASTER=K17 REF	SYNC DATE=06/15/2009
Project Specific Constraints	
Apple Inc.	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 108 OF 132
II NOT TO REPRODUCE OR COPY IT	SHEET 99 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

K18 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27F4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL9, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

SYNC MASTER=K17_REF		SYNC DATE=06/15/2009	
PAGE TITLE PCB Rule Definitions			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 109 OF 132		SHEET 100 OF 101	



SYNC_MASTER=K17_REF		SYNC_DATE=06/15/2009	
PAGE TITLE BluRay Decrypter Card Connector			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 132 OF 132		SHEET 101 OF 101	