

# J43 MLB SCHEMATIC DVT

## REV 6.5.0

4/09/13

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	MASTER	46	LPC+SPI Debug Connector	J41_MLB
2	BOM Configuration	J41_MLB	47	Audio: Speaker Amp	J41_MLB
3	BOM Variants	K21_MLB	48	Battery Connector	MASTER
4	PD PARTS	MASTER	49	DC-In & G3H Supply	J41_MLB
5	CPU GFX/NCTF/RSVD	J41_MLB	50	PBus Supply & Battery Charger	J41_MLB
6	CPU Misc/JTAG/CFG/RSVD	J41_MLB	51	CPU VR12.6 VCC Regulator IC	J41_MLB
7	CPU DDR3/LPDDR3 Interfaces	J41_MLB	52	CPU VR12.5 VCC Power Stage	J41_MLB
8	CPU/PCH POWER	J41_MLB	53	LPDDR3 Supply	J41_MLB
9	CPU/PCH GROUNDS	J41_MLB	54	5V S4RS3 / 3.3V S5 Power Supply	J41_MLB
10	CPU Decoupling	WILL_J43	55	1.05V S0 Power Supply	J41_MLB
11	PCH Decoupling	J41_MLB	56	LCD/KBD Backlight Driver	J41_MLB
12	PCH Audio/JTAG/SATA/CLK	J41_MLB	57	Misc Power Supplies	J41_MLB
13	PCH PM/PCI/GFX	J41_MLB	58	Power FETs	J41_MLB
14	PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB	59	Power Control	J41_MLB
15	PCH GPIO/MISC/LPIO	J41_MLB	60	Internal DisplayPort Connector	J41_MLB
16	CPU/PCH Merged XDP	J41_MLB	61	Left I/O (LIO) Connector	CLEAN_J43
17	Chipset Support	J41_MLB	62	Power Aliases	J41_MLB
18	Project Chipset Support	J41_MLB	63	Signal Aliases	J41_MLB
19	DDR3 VREF MARGINING	J41_MLB	64	Func Test / No Test	J41_MLB
20	LPDDR3 DRAM Channel A (0-31)	J41_MLB	65	Project FCT/NC/Aliases	J41_MLB
21	LPDDR3 DRAM Channel A (32-63)	J41_MLB	66	PCB Rule Definitions	CONSTRAINTS
22	LPDDR3 DRAM Channel B (0-31)	J41_MLB	67	CPU Constraints	CONSTRAINTS
23	LPDDR3 DRAM Channel B (32-63)	J41_MLB	68	PCH Constraints 1	CLEAN_J43
24	LPDDR3 DRAM Termination	J41_MLB	69	PCH Constraints 2	J41_MLB
25	Thunderbolt Host (1 of 2)	J41_MLB	70	Memory Constraints	CONSTRAINTS
26	Thunderbolt Host (2 of 2)	J41_MLB	71	Thunderbolt Constraints	CONSTRAINTS
27	TBT Power Support	J41_MLB	72	Camera Constraints	J41_MLB
28	Thunderbolt Connector A	J41_MLB	73	SMC Constraints	CONSTRAINTS
29	Wireless Connector	J41_MLB	74	Project Specific Constraints	J41_MLB
30	SSD Connector	J41_MLB	75	Project Specific Constraints	CONSTRAINTS
31	Camera 1 of 2	J41_MLB	76	Reference	J41_MLB
32	Camera 2 of 2	J41_MLB			
33	SD READER CONNECTOR	MASTER			
34	SD CONTROLLER (GL3219)	MASTER			
35	External A USB3 Connector	J41_MLB			
36	IPD Connector	J41_MLB			
37	SMC	J41_MLB			
38	SMC Shared Support	J41_MLB			
39	SMC Project Support	J41_MLB			
40	SMBus Connections	J41_MLB			
41	High Side Current Sensing	J41_MLB			
42	Voltage & Load Side Current Sensing	J41_MLB			
43	Debug Sensors 1	J41_MLB			
44	Thermal Sensors	J41_MLB			
45	Fan	J41_MLB			

# ALIASES RESOLVED

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9800	1	SCHEM,MLB,J43	SCH	CRITICAL	
820-3437	1	PCBF,MLB,J43	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:  
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING  
TITLE=MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Thu Apr 9 20:06:04 2013

DRAWING TITLE <PART_DESCRIPTION>		DRAWING NUMBER <SCH_NUM>	SIZE D
Apple Inc.		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 1 OF 121		SHEET 1 OF 76	

BOM Groups

Table with BOM GROUP and BOM OPTIONS columns. Rows include MLB\_COMMON, MLB\_MISC, MLB\_DEVEL:ENG, MLB\_DEVEL:PVT, MLB\_DEBUG:ENG, MLB\_DEBUG:PVT, and MLB\_DEBUG:PROD.

Current Sensor Configuration

Table with BOM GROUP and BOM OPTIONS columns. Rows include ISNS:ENG and ISNS:PROD.

CPU DRAM SPD Straps

Table with BOM GROUP and BOM OPTIONS columns. Rows include DDR3:HYNIX\_4GB, DDR3:HYNIX\_8GB, DDR3:SAMSUNG\_4GB, DDR3:SAMSUNG\_8GB, DDR3:ELPIDA\_4GB, DDR3:ELPIDA\_8GB, and DDR3:MICRON\_4GB.

Programmable Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various memory and control components.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various modules and components.

DRAM Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various DRAM components.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate part numbers and their details.

CPU DRAM CFG Chart

Three small tables showing Vendor, Size, and Die Rev configurations for CPU DRAM.

Apple Inc. BOM Configuration metadata block including drawing number, revision, and page information.

BOM Variants NOTE: All the "GOOD" BOM Configs have been de-activated

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4146	PCBA,MLB,GOOD,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4293	PCBA,MLB,GOOD,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4294	PCBA,MLB,GOOD,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4295	PCBA,MLB,GOOD,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4745	PCBA,MLB,GOOD,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4445	PCBA,MLB,BETTER,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4446	PCBA,MLB,BETTER,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4447	PCBA,MLB,BETTER,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4448	PCBA,MLB,BETTER,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4746	PCBA,MLB,BETTER,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4755	PCBA,MLB,BEST,HY-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4756	PCBA,MLB,BEST,HY-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4757	PCBA,MLB,BEST,EL-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4758	PCBA,MLB,BEST,EL-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4759	PCBA,MLB,BEST,MI-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
685-0025	CMN PTS,PCBA,MLB,J43	MLB_COMMON
985-0018	J43 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0064	VCORE FET,REN,J43	VCORE_FET:REN
685-0065	VCORE FET,VSHY,J43	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0064	685-0065		ALL	Resonance alt for Vishay

333S0704	333S0700		ALL	Elpida CMN DRAM alt to Hynix
----------	----------	--	-----	------------------------------

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3758	1	IC,SMC-A3 SCPL,EXT,V22.12a19,PROTO 1,J43	U5000	CRITICAL	SMC:PROG

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1215	1	IC,GL3219,USB3 SD CARD READER,46P,LQFN	U4500	CRITICAL	

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0018	1	J43 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0025	1	CMN PTS,PCBA,MLB,J43	CMNPTS	CRITICAL	MLB_CMNPTS
685-0065	1	VCORE FET,VSHY,J43	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=K21 MLB		SYNC DATE=11/16/2010	
<b>BOM Variants</b>			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 3 OF 121	
		SHEET 3 OF 76	


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, M/B, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss





X21 Boss




SSD Boss



EMI I/O Pogo Pins  
DisplayPort Pogo USB/SD Card Pogo



Can Slots




PAGE TITLE		SYNC DATE=MASTER	
<b>PD PARTS</b>			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	PAGE	
	4 OF 121	4 OF 121	
	SHEET	SHEET	
	4 OF 76	4 OF 76	

DDI Port Assignments:


TBT Sink 0

TBT Sink 1  
(MUXed with HDMI  
if necessary)





eDP Port Assignment:


Internal panel




MCP Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.






PLACE\_NEAR=U0500.AU60:12.7mm  
 PLACE\_NEAR=U0500.AV60:12.7mm  
 PLACE\_NEAR=U0500.AU61:12.7mm  
 PLACE\_NEAR=U0500.C61:12.7mm



CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



SYNC MASTER=J41 MLB SYNC DATE=04/02/2013

**CPU Misc/JTAG/CFG/RSVD**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 6 OF 121  
 SHEET: 6 OF 76



CRITICAL OMIT\_TABLE


Table listing memory addresses (MEM A DO<0> to MEM A DO<63>) and their corresponding hardware components (AH63 to AK51) for the U0500 HASWELL-ULT processor. Includes sub-sections for MEMORY CHANNEL A and MEMORY CHANNEL B.

CRITICAL OMIT\_TABLE

Table listing memory addresses (MEM B DO<0> to MEM B DO<63>) and their corresponding hardware components (AY31 to AP18) for the U0500 HASWELL-ULT processor. Includes sub-sections for MEMORY CHANNEL B and MEMORY CHANNEL A.

Technical drawing header and footer containing Apple Inc. logo, drawing title 'CPU DDR3/LPDDR3 Interfaces', revision information, and a notice of proprietary property.

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.



CRITICAL OMIT TABLE		PPVCC S0 CPU	
U0500	HASWELL-ULT	VCC	C36
	2C+GT2	VCC	C40
	BGA-TSP	VCC	C44
	SYM 12 OF 19	VCC	C48
	HSW ULT POWER	VCC	C52
		VCC	C56
		VCC	E23
		VCC	E25
		VCC	E27
		VCC	E29
		VCC	E31
		VCC	E33
		VCC	E35
		VCC	E37
		VCC	E39
		VCC	E41
		VCC	E43
		VCC	E45
		VCC	E47
		VCC	E49
		VCC	E51
		VCC	E53
		VCC	E55
		VCC	E57
		VCC	F24
		VCC	F28
		VCC	F32
		VCC	F36
		VCC	F40
		VCC	F44
		VCC	F48
		VCC	F52
		VCC	F56
		VCC	G23
		VCC	G25
		VCC	G27
		VCC	G29
		VCC	G31
		VCC	G33
		VCC	G35
		VCC	G37
		VCC	G39
		VCC	G41
		VCC	G43
		VCC	G45
		VCC	G47
		VCC	G49
		VCC	G51
		VCC	G53
		VCC	G55
		VCC	G57
		VCC	H23
		VCC	J23
		VCC	K23
		VCC	K57
		VCC	L22
		VCC	M23
		VCC	M57
		VCC	P57
		VCC	U57
		VCC	W57

SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
<b>CPU/PCH POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	8 OF 121
		SHEET	8 OF 76



D

D

C




C

B

B

A

A




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	9 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	9 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


64 62 52 42 8 PPVCC\_S0\_CPU




### CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603  
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42 PPVMEMIO\_S0\_CPU





PAGE TITLE		DRAWING NUMBER		SIZE
CPU Decoupling		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		10 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		10 OF 76
II NOT TO REPRODUCE OR COPY IT		PAGE		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE		
IV ALL RIGHTS RESERVED		PAGE		



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srin, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE <b>PCH Decoupling</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 12 OF 121	SHEET 11 OF 76

64 62 17 13 8 PPVRTC\_G3H



PCH\_INTRUDER\_L  
PCH\_INTVRMEN  
PCH\_SRTCRST\_L  
RTC\_RESET\_L

HDA\_BIT\_CLK R1310 33  
HDA\_SYNC R1311 33  
HDA\_RST\_L R1312 33  
HDA\_SDOUT R1313 33

HDA\_BIT\_CLK R  
HDA\_SYNC R  
HDA\_RST R L  
HDA\_SDINO  
NC\_HDA\_SDIN1  
HDA\_SDOUT R  
TP\_PCH\_I2S1\_TXD  
TP\_PCH\_I2S1\_SFRM  
TP\_PCH\_I2S1\_SCLK

XDP\_CPUPCH\_TRST\_L  
XDP\_PCH\_TCK  
XDP\_PCH\_TDI  
XDP\_PCH\_TDO  
XDP\_PCH\_TMS

PCH\_JTAGX

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 5 OF 19

RTCX1  
RTCX2  
INTRUDER\*  
INTVRMEN  
SRTCRST\*  
RTCST\*

HDA\_BCLK/I2S0\_SCLK  
HDA\_SYNC/I2S0\_SFRM  
(IPD-PLTRST#)  
HDA\_RST\*/I2S\_MCLK  
HDA\_SDI0/I2S0\_RXD  
HDA\_SDI1/I2S1\_RXD  
(IPD)  
HDA\_SDO/I2S0\_TXD  
(IPD-PLTRST#)  
HDA\_DOCK\_EN\*/I2S1\_TXD  
HDA\_DOCK\_RST\*/I2S1\_SFRM  
I2S1\_SCLK

PCH\_TRST\*  
PCH\_TCK (IPD)  
PCH\_TDI (IPU)  
PCH\_TDO  
PCH\_TMS (IPU)

JTAGX  
RSVD  
RSVD  
RSVD  
RSVD  
RSVD  
PCH\_SATALEDA\_L

SATA  
SATA\_RNO/PERN6\_L3  
SATA\_RP0/PERP6\_L3  
SATA\_TN0/PETN6\_L3  
SATA\_TP0/PETP6\_L3  
SATA\_RN1/PERN6\_L2  
SATA\_RP1/PERP6\_L2  
SATA\_TN1/PETN6\_L2  
SATA\_TP1/PETP6\_L2  
SATA\_RN2/PERN6\_L1  
SATA\_RP2/PERP6\_L1  
SATA\_TN2/PETN6\_L1  
SATA\_TP2/PETP6\_L1  
SATA\_RN3/PERN6\_L0  
SATA\_RP3/PERP6\_L0  
SATA\_TN3/PETN6\_L0  
SATA\_TP3/PETP6\_L0

XDP\_SSD\_PCIE3\_SEL\_L  
XDP\_SSD\_PCIE2\_SEL\_L  
XDP\_SSD\_PCIE1\_SEL\_L  
XDP\_SSD\_PCIE0\_SEL\_L  
PCH\_SATALEDA\_L

PCIe Port assignments: SATA Port assignments:

SSD Lane 3 Primary HDD/SSD

SSD Lane 2 Reserved: ODD

SSD Lane 1 Unused

SSD Lane 0 Secondary HDD/SSD

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 6 OF 19




CLKOUT\_PCIE\_N0  
CLKOUT\_PCIE\_P0  
PCIECLKRQ0\*/GPIO18  
CLKOUT\_PCIE\_N1  
CLKOUT\_PCIE\_P1  
PCIECLKRQ1\*/GPIO19  
CLKOUT\_PCIE\_N2  
CLKOUT\_PCIE\_P2  
PCIECLKRQ2\*/GPIO20  
CLKOUT\_PCIE\_N3  
CLKOUT\_PCIE\_P3  
PCIECLKRQ3\*/GPIO21  
CLKOUT\_PCIE\_N4  
CLKOUT\_PCIE\_P4  
PCIECLKRQ4\*/GPIO22  
CLKOUT\_PCIE\_N5  
CLKOUT\_PCIE\_P5  
PCIECLKRQ5\*/GPIO23

XTAL24\_IN  
XTAL24\_OUT  
RSVD  
RSVD  
DIFFCLK\_BIASREF  
TESTLOW  
TESTLOW  
TESTLOW  
TESTLOW  
CLKOUT\_LPC\_0  
CLKOUT\_LPC\_1  
(IPD-FWRK)


PCH\_CLK24M\_XTALIN  
PCH\_CLK24M\_XTALOUT  
PCH\_DIFFCLK\_BIASREF  
PCH\_TESTLOW\_C35  
PCH\_TESTLOW\_C34  
PCH\_TESTLOW\_AK8  
PCH\_TESTLOW\_AL8  
LPC\_CLK24M\_SMC\_R  
LPC\_CLK24M\_LPCPLUS\_R  
TP\_ITPXDPA\_CLK100MN  
TP\_ITPXDPA\_CLK100MP

ENETSD\_CLKREO\_L  
PCIE\_CLK100M\_CAMERA\_N  
PCIE\_CLK100M\_CAMERA\_P  
CAMERA\_CLKREO\_L  
PCIE\_CLK100M\_AP\_N  
PCIE\_CLK100M\_AP\_P  
AP\_CLKREO\_L  
NC\_PCIE\_CLK100M\_FWN  
NC\_PCIE\_CLK100M\_FWP  
FW\_CLKREO\_L  
PCIE\_CLK100M\_TBT\_N  
PCIE\_CLK100M\_TBT\_P  
TBT\_CLKREO\_L  
PCIE\_CLK100M\_SSD\_N  
PCIE\_CLK100M\_SSD\_P  
SSD\_CLKREO\_L

TP\_PCIE\_CLK100M\_ENETSDN  
TP\_PCIE\_CLK100M\_ENETSDP  
ENETSD\_CLKREO\_L  
PCIE\_CLK100M\_CAMERA\_N  
PCIE\_CLK100M\_CAMERA\_P  
CAMERA\_CLKREO\_L  
PCIE\_CLK100M\_AP\_N  
PCIE\_CLK100M\_AP\_P  
AP\_CLKREO\_L  
NC\_PCIE\_CLK100M\_FWN  
NC\_PCIE\_CLK100M\_FWP  
FW\_CLKREO\_L  
PCIE\_CLK100M\_TBT\_N  
PCIE\_CLK100M\_TBT\_P  
TBT\_CLKREO\_L  
PCIE\_CLK100M\_SSD\_N  
PCIE\_CLK100M\_SSD\_P  
SSD\_CLKREO\_L



PP3V3\_S0




SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

PCH Audio/JTAG/SATA/CLK

Apple Inc. logo and drawing information including drawing number, revision, and page number (13 OF 121).

D


D



SLP\_S0# can be driven high outside of S0 U1420 ensures signal will only be high in S0.


C

C



B

B



A

A

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

PAGE TITLE: PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 14 OF 121  
SHEET: 13 OF 76



PCIe Port Assignments:

Thunderbolt lane 0

Thunderbolt lane 1

Thunderbolt lane 2

Thunderbolt lane 3

AirPort

Reserved: FireWire

SD Card Reader (& Ethernet if combo)

Camera

CRITICAL OMIT TABLE

U0500 HASWELL-ULT 2C+GT2 BGA-TSF SYM 11 OF 19

USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused

Reserved: Camera

Reserved: SD (HS)



USB3 Port Assignments:

Ext A (SS)

Ext B (SS)



PP1V05\_S0SW\_PCH\_VCCUSB3PLL

PCH\_PCIE\_RCOMP




CRITICAL OMIT TABLE


U0500 HASWELL-ULT 2C+GT2 BGA-TSF SYM 7 OF 19



SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



Apple Inc. PCH PCIe/USB/LPC/SPI/SMBus. Includes drawing number, revision, and page information.




BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

CRITICAL OMIT TABLE

U0500 HASWELL-ULT	SYM	SYM	SYM
2C+CPU2	2C+CPU2	BGA-TSF	SYM 10 OF 19
BMBUSY*/GPIO76	P1		
GPIO8	AU2		
LAN_PHY_PWR_CTRL/GPIO12	AM7		
GPIO15 (IPD-RSMRST#)	AD6		
GPIO16	Y1		
GPIO17	T3		
GPIO24	AD5		
GPIO27 (IPD-DeepSx)	AN5		
GPIO28	AD7		
GPIO26	AN3		
GPIO56	AG6		
GPIO57	AP1		
GPIO58	AL4		
GPIO59	AT5		
GPIO44	AK4		
GPIO47	AB6		
GPIO48	U4		
GPIO49	Y3		
GPIO50	P3		
HSIOPC/GPIO71	Y2		
GPIO13	AT3		
GPIO14	AH4		
GPIO25	AM4		
GPIO45	AG5		
GPIO46	AG3		
GPIO9	AM3		
GPIO10	AM2		
DEVSLP0*/GPIO33	P2		
SDIO_POWER_EN/GPIO70	C4		
DEVSLP1*/GPIO38	L2		
DEVSLP2*/GPIO39	N5		
SPKR/GPIO81 (LPD-PLTRST#)	V2		

GPIO	Signal	Value	Notes
D60	PM_THRMTRIP_L	1K	
V4	TBT_CIO_PLUG_EVENT	1/20W MF 201	
T4	LPC_SERIRO	1/20W MF 201	
AW15	PCH_OPI_COMP	1/20W MF 201	
AF20	XNC		
AB21	XNC		
R6	PCH_GSPIO_CS_L	100K	
L6	PCH_GSPIO_CLK	100K	
N6	PCH_GSPIO_MISO	100K	
L8	PCH_GSPIO_MOSI	100K	
R7	TPAD_SPI_CS_L	47K	
L5	TPAD_SPI_CLK	47K	
N7	TPAD_SPI_MISO	47K	
K2	TPAD_SPI_MOSI	47K	
J1	AP_SOIX_WAKE_L	100K	
K3	HDMITBTMUX_FLAG_L	100K	
J2	JTAG_ISP_TDO	100K	
G1	AP_RESET_L	100K	
K4	PCH_UART1_RXD	100K	
G2	PCH_UART1_TXD	100K	
J3	PCH_UART1_RTS_L	100K	
J4	PCH_UART1_CTS_L	100K	
F2	PCH_I2C0_SDA	100K	
F3	PCH_I2C0_SCL	100K	
G4	PCH_I2C1_SDA	100K	
F1	PCH_I2C1_SCL	100K	
E3	TBT_POC_RESET_L	100K	
F4	BT_PWRST_L	100K	
D3	PCH_STRP_TOPBLK_SWP_L	100K	
E4	ENET_MEDIA_SENSE	100K	
C3	LCD_IRO_L	100K	
E2	LCD_PSR_EN	100K	

Pull-up/down on chipset support page (depends on TBT controller)  
Cactus Ridge: Alias to TBT\_CIO\_PLUG\_EVENT, requires pull-down.  
Redwood Ridge: Alias to TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0).



Pull-up on TBT page  
Requires connection to SMC via 1K series R

R1616 should also be stuffed if platform does not use SD card

Signal	Value	Notes
PCH_GSPIO_CS_L	R1660 100K	
PCH_GSPIO_CLK	R1661 100K	
PCH_GSPIO_MISO	R1662 100K	
PCH_GSPIO_MOSI	R1663 100K	
TPAD_SPI_CS_L	R1664 47K	
TPAD_SPI_CLK	R1665 47K	
TPAD_SPI_MISO	R1666 47K	
TPAD_SPI_MOSI	R1667 47K	
AP_SOIX_WAKE_L	R1668 100K	
HDMITBTMUX_FLAG_L	R1669 100K	
PCH_UART1_RXD	R1672 100K	
PCH_UART1_TXD	R1673 100K	
PCH_UART1_RTS_L	R1674 100K	
PCH_UART1_CTS_L	R1675 100K	
PCH_I2C0_SDA	R1676 100K	
PCH_I2C0_SCL	R1677 100K	
PCH_I2C1_SDA	R1678 100K	
PCH_I2C1_SCL	R1679 100K	

SYNC MASTER=J41 MLB SYNC DATE=04/02/2013

PAGE TITLE: PCH GPIO/MISC/LPIO

Apple Inc.

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


PAGE: 16 OF 121  
SHEET: 15 OF 76

Extra BPM Testpoints

- XDP\_BPM\_L<2> TP1802
- XDP\_BPM\_L<3> TP1803
- XDP\_BPM\_L<4> TP1804
- XDP\_BPM\_L<5> TP1805
- XDP\_BPM\_L<6> TP1806
- XDP\_BPM\_L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals

- XDP\_MLB\_RAMCFG0 TP1870
- XDP\_USB\_EXT\_A\_OC\_L MAKE\_BASE=TRUE TP1873
- XDP\_USB\_EXT\_B\_OC\_L MAKE\_BASE=TRUE TP1874
- XDP\_USB\_EXT\_C\_OC\_L TP1876
- XDP\_USB\_EXT\_D\_OC\_L TP1877
- XDP\_SDCONN\_STATE\_CHANGE\_L MAKE\_BASE=TRUE TP1878
- XDP\_MLB\_RAMCFG1 TP1876
- XDP\_MLB\_RAMCFG2 TP1877
- XDP\_MLB\_RAMCFG3 TP1878


Non-XDP Signals

- XDP\_USB\_EXT\_A\_OC\_L
- XDP\_USB\_EXT\_B\_OC\_L
- XDP\_SDCONN\_STATE\_CHANGE\_L
- XDP\_MLB\_RAMCFG0
- XDP\_MLB\_RAMCFG1
- XDP\_MLB\_RAMCFG2
- XDP\_MLB\_RAMCFG3

- XDP\_JTAG\_ISP\_TCK TP1886
- XDP\_PCH\_GPIO17 TP1887
- XDP\_PCH\_GPIO76 TP1887
- XDP\_JTAG\_ISP\_TDI TP1887
- XDP\_SSD\_PCIE3\_SEL\_L R1881 1K
- XDP\_SSD\_PCIE2\_SEL\_L R1882 1K
- XDP\_SSD\_PCIE1\_SEL\_L R1883 1K
- XDP\_SSD\_PCIE0\_SEL\_L R1884 1K
- XDP\_LPCPLUS\_GPIO
- XDP\_JTAG\_ISP\_TCK
- XDP\_JTAG\_ISP\_TDI
- XDP\_SSD\_PCIE3\_SEL\_L
- XDP\_SSD\_PCIE2\_SEL\_L
- XDP\_SSD\_PCIE1\_SEL\_L
- XDP\_SSD\_PCIE0\_SEL\_L
- XDP\_LPCPLUS\_GPIO

Unused & MLB\_RAMCFGx GPIOs have TPs.  
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.  
 SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.  
 JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.  
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.  
 SSD\_PCIEx\_SEL\_L straps are connected via 1K to common net.  
 LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



- PCH\_JTAGX R1899 1K
- XDP\_PCH\_TDO R1890 51
- XDP\_PCH\_TDI R1891 51
- XDP\_PCH\_TMS R1892 51
- XDP\_PCH\_TCK R1896 51
- XDP\_CPU\_PCH\_TRST\_L R1897 51

SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
<b>CPU/PCH Merged XDP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		18 OF 121	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 76	<E4LABEL>
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power TBT XTAL Power




### PCH 24MHz Crystal



### PCH 24MHz Outputs




### PCH Reset Button




### Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




### PCH ME Disable Strap




PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

### VCCST (1.05V S0) PWRGD




### PCH PWROK Generation




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>Chipset Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	19 OF 121
		SHEET	17 OF 76


### Platform Reset Connections




### GreenCLK 25MHz Power





### DDC Pull-Ups



### Scrub for Layout Optimization




### Thunderbolt Pull-up/downs




### Power State Debug LEDs

(For development only)




### TBT Aliases




### RAM Configuration Straps

Pull-downs for chip-down RAM systems



### LPDDR3 Alias Support



SYNC MASTER=J41 MLB SYNC DATE=02/15/2013

Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 20 OF 121

SHEET: 18 OF 76



Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDAC\_SCL  
 - =I2C\_VREFDAC\_SDA  
 - =I2C\_PCA9557D\_SDA  
 - =I2C\_PCA9557D\_SCL

BOM options provided by this page:  
 - DDRVREF\_DAC - Stuffs DAC margining circuit.

CPU-Based Margining


FETs for CPU isolation during DAC margining

NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step  
 LPDDR3 (1.2V) ?..?mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



RST\* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

PCA9557D\_RESET\_L

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)      DDR3L (1.35V)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)      0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)      0.000V - 2.694V (0x00 - 0xD1)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)      +25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output      3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

VRef Dividers

Always used, regardless of margining option.

SYNC MASTER=J41 MLB      SYNC DATE=02/12/2013


DDR3 VREF MARGINING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH NUM>      SIZE: D  
 REVISION: <E4 LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 121  
 SHEET: 19 OF 76

# LPDDR3 CHANNEL A (0-31)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (0-31)			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	23 OF 121	
	SHEET	20 OF 76	

# LPDDR3 CHANNEL A (32-63)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE <b>LPDDR3 DRAM Channel A (32-63)</b>			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	24 OF 121	
	SHEET	21 OF 76	

# LPDDR3 CHANNEL B (0-31)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE <b>LPDDR3 DRAM Channel B (0-31)</b>			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	25 OF 121	
	SHEET	22 OF 76	



# LPDDR3 CHANNEL B (32-63)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
LPDDR3 DRAM Channel B (32-63)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Termination			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 27 OF 121	SHEET 24 OF 76



CRITICAL

PCIE TBT R2D C P<0>	C2800	PCIE TBT R2D P<0>	AB9	PERP_0	PCIE TBT D2R C P<0>	C2840	PCIE TBT D2R P<0>	14 69
PCIE TBT R2D C N<0>	C2801	PCIE TBT R2D N<0>	AA10	PERN_0	PCIE TBT D2R C N<0>	C2841	PCIE TBT D2R N<0>	14 69
PCIE TBT R2D C P<1>	C2802	PCIE TBT R2D P<1>	AA12	PERP_1	PCIE TBT D2R C P<1>	C2842	PCIE TBT D2R P<1>	14 69
PCIE TBT R2D C N<1>	C2803	PCIE TBT R2D N<1>	AB13	PERN_1	PCIE TBT D2R C N<1>	C2843	PCIE TBT D2R N<1>	14 69
PCIE TBT R2D C P<2>	C2804	PCIE TBT R2D P<2>	AB15	PERP_2	PCIE TBT D2R C P<2>	C2844	PCIE TBT D2R P<2>	14 69
PCIE TBT R2D C N<2>	C2805	PCIE TBT R2D N<2>	AA16	PERN_2	PCIE TBT D2R C N<2>	C2845	PCIE TBT D2R N<2>	14 69
PCIE TBT R2D C P<3>	C2806	PCIE TBT R2D P<3>	AA18	PERP_3	PCIE TBT D2R C P<3>	C2846	PCIE TBT D2R P<3>	14 69
PCIE TBT R2D C N<3>	C2807	PCIE TBT R2D N<3>	AB19	PERN_3	PCIE TBT D2R C N<3>	C2847	PCIE TBT D2R N<3>	14 69

U2800  
CACTUSRIDGE4C  
FCBGA  
(SYM 1 OF 2)

TBT_PCIE_RESET_L	R6	PERST_N	U20	TBT_RSENSE
TBT_PWR_ON_POC_RST_L	J2	PWR_ON_POC_RSTN	W20	TBT_RBBIAS
TP_TBT_MONDC0	AD23	MONDC0	U4	NC
TP_TBT_MONDC1	AC24	MONDC1		
TBT_MONOBSP	W18	MONOBSP_P		
TBT_MONOBSN	W16	MONOBSP_N		
TP_TBT_THERM_DP	Y7	THERMDA		
Use A48 GND PAD for THERM_DN				
TBT_SPI_MOSI	R4	EE_DI		
TBT_SPI_MISO	P5	EE_DO		
TBT_SPI_CS_L	AD3	EE_CS_N		
TBT_SPI_CLK	W4	EE_CLK		

MISC

XDP_JTAG_ISP_TDI	V1	TDI		
JTAG_TBT_TMS	AB3	TMS		
XDP_JTAG_ISP_TCK	AA6	TCK		
JTAG_ISP_TDO	R2	TDO		
TBT_TEST_EN	N4	TEST_EN		
TBT_TEST_PWR_GOOD	AB5	TEST_PWR_GOOD		
DP_TBTSNK0_ML_P<3>	E14	DPSNK0_3_P		
DP_TBTSNK0_ML_N<3>	D13	DPSNK0_3_N		
DP_TBTSNK0_ML_P<2>	E16	DPSNK0_2_P		
DP_TBTSNK0_ML_N<2>	D15	DPSNK0_2_N		
DP_TBTSNK0_ML_P<1>	E18	DPSNK0_1_P		
DP_TBTSNK0_ML_N<1>	D17	DPSNK0_1_N		
DP_TBTSNK0_ML_P<0>	E20	DPSNK0_0_P		
DP_TBTSNK0_ML_N<0>	A19	DPSNK0_0_N		
DP_TBTSNK0_AUXCH_P	D16	DPSNK0_AUX_P		
DP_TBTSNK0_AUXCH_N	B5	DPSNK0_AUX_N		
DP_TBTSNK0_HPD	U6	DPSNK0_HPD		

DISPLAYPORT

DP_TBTSNK1_ML_P<3>	E6	DPSNK1_3_P		
DP_TBTSNK1_ML_N<3>	D5	DPSNK1_3_N		
DP_TBTSNK1_ML_P<2>	E8	DPSNK1_2_P		
DP_TBTSNK1_ML_N<2>	D7	DPSNK1_2_N		
DP_TBTSNK1_ML_P<1>	E10	DPSNK1_1_P		
DP_TBTSNK1_ML_N<1>	D9	DPSNK1_1_N		
DP_TBTSNK1_ML_P<0>	E12	DPSNK1_0_P		
DP_TBTSNK1_ML_N<0>	A11	DPSNK1_0_N		
DP_TBTSNK1_AUXCH_P	D4	DPSNK1_AUX_P		
DP_TBTSNK1_AUXCH_N	B3	DPSNK1_AUX_N		
DP_TBTSNK1_HPD	T5	DPSNK1_HPD		

PORTS

TBT_A_R2D_C_P<0>	G24	PA_CIO0_TX_P/DP_SRC_0_P		
TBT_A_R2D_C_N<0>	E24	PA_CIO0_TX_N/DP_SRC_0_N		
TBT_A_D2R_P<0>	G22	PB_CIO0_RX_P		
TBT_A_D2R_N<0>	E22	PB_CIO0_RX_N		
TBT_A_CONFIG1_BUF	K1	PA_CONFIG1/CIO_0_LSEO		
TBT_A_CONFIG2_RC	G4	PA_CONFIG2/CIO_0_LSEO		
TBT_A_R2D_C_P<1>	L24	PA_CIO1_TX_P/DP_SRC_2_P		
TBT_A_R2D_C_N<1>	J24	PA_CIO1_TX_N/DP_SRC_2_N		
TBT_A_D2R_P<1>	L22	PA_CIO1_RX_P		
TBT_A_D2R_N<1>	J22	PA_CIO1_RX_N		
TBT_A_LSTX	N2	PA_LSTX/CIO_1_LSEO		
TBT_A_LSRX	J6	PA_LSRX/CIO_1_LSEO		
DP_TBTPA_ML_C_P<1>	A16	PA_DPSRC_1_P		
DP_TBTPA_ML_C_N<1>	B17	PA_DPSRC_1_N		
DP_TBTPA_ML_C_P<3>	A18	PA_DPSRC_3_P		
DP_TBTPA_ML_C_N<3>	B19	PA_DPSRC_3_N		
DP_TBTPA_AUXCH_C_P	F3	PA_AUX_P		
DP_TBTPA_AUXCH_C_N	F1	PA_AUX_N		
DP_TBTPA_HPD	H1	PA_DPSRC_HPD		
TBT_A_HV_EN	G2	GPIO_0/PA_HV_EN/BYP0		
TBT_A_CIO_SEL	M3	GPIO_10/PA_CIO_SEL/BYP1		
TBT_A_DP_PWRDN	H3	GPIO_12/PA_DP_PWRDN/BYP2		

PORTS (continued)

GPIO_2/GO2SX	Y1	TBT_GO2SX_BIDIR		
(FORCE_PWR) GPIO_3	W2	TBT_PWR_EN		
GPIO_4/WAKE_N_OD	J4	SMC_PME_S4_DARK_L		
GPIO_5/CIO_PLUGIN_EVENT	AA2	TBT_CIO_PLUGIN_EVENT		
GPIO_6/CIO_SDA_OD	AB1	SMBUS_PCH_DATA		
GPIO_7/CIO_SCL_OD	AC2	SMBUS_PCH_CLK		
GPIO_8/EN_CIO_PWR_OD*	P3	(TBT_EN_CIO_PWR_L)		
GPIO_9/OK2GO2SX_OD*	M5	TBT_GPIO_9		
GPIO_14	T3	TBT_GPIO_14		
GPIO_15	V5	TBT_DDC_XBAR_EN_L		
PB_CIO2_TX_P/DP_SRC_0_P	R24	NC_TBT_B_R2D_CP<0>		
PB_CIO2_TX_N/DP_SRC_0_N	N24	NC_TBT_B_R2D_CN<0>		
PB_CIO2_RX_P	R22	NC_TBT_B_D2RP<0>		
PB_CIO2_RX_N	N22	NC_TBT_B_D2RN<0>		
PB_CONFIG1/CIO_2_LSEO	P1	TBT_B_CONFIG1_BUF		
PB_CONFIG2/CIO_2_LSEO	H5	TBT_B_CONFIG2_RC		
PB_CIO3_TX_P/DP_SRC_2_P	W24	NC_TBT_B_R2D_CP<1>		
PB_CIO3_TX_N/DP_SRC_2_N	U24	NC_TBT_B_R2D_CN<1>		
PB_CIO3_RX_P	W22	NC_TBT_B_D2RP<1>		
PB_CIO3_RX_N	U22	NC_TBT_B_D2RN<1>		
PB_LSTX/CIO_3_LSEO	L6	NC_TBT_B_LSTX		
PB_LSRX/CIO_3_LSEO	G6	TBT_B_LSRX		
PB_DPSRC_1_P	A20	DP_TBTPB_ML_C_P<1>		
PB_DPSRC_1_N	B21	DP_TBTPB_ML_C_N<1>		
PB_DPSRC_3_P	A22	DP_TBTPB_ML_C_P<3>		
PB_DPSRC_3_N	B23	DP_TBTPB_ML_C_N<3>		
PB_AUX_P	D1	NC_DP_TBTPB_AUXCH_CP		
PB_AUX_N	E2	NC_DP_TBTPB_AUXCH_CN		
PB_DPSRC_HPD	K3	DP_TBTPB_HPD		
TBT_B_HV_EN	M1	TBT_B_HV_EN		
TBT_B_CIO_SEL	L2	TBT_B_CIO_SEL		
TBT_B_DP_PWRDN	L4	TBT_B_DP_PWRDN		

SNK0 AC Coupling

DP_TBTSNK0_ML_C_P<0>	C2820	DP_TBTSNK0_ML_P<0>	25 67
DP_TBTSNK0_ML_C_N<0>	C2821	DP_TBTSNK0_ML_N<0>	25 67
DP_TBTSNK0_ML_C_P<1>	C2822	DP_TBTSNK0_ML_P<1>	25 67
DP_TBTSNK0_ML_C_N<1>	C2823	DP_TBTSNK0_ML_N<1>	25 67
DP_TBTSNK0_ML_C_P<2>	C2824	DP_TBTSNK0_ML_P<2>	25 67
DP_TBTSNK0_ML_C_N<2>	C2825	DP_TBTSNK0_ML_N<2>	25 67
DP_TBTSNK0_ML_C_P<3>	C2826	DP_TBTSNK0_ML_P<3>	25 67
DP_TBTSNK0_ML_C_N<3>	C2827	DP_TBTSNK0_ML_N<3>	25 67
DP_TBTSNK0_AUXCH_C_P	C2828	DP_TBTSNK0_AUXCH_P	25 67
DP_TBTSNK0_AUXCH_C_N	C2829	DP_TBTSNK0_AUXCH_N	25 67

SNK1 AC Coupling

DP_TBTSNK1_ML_C_P<0>	C2830	DP_TBTSNK1_ML_P<0>	25 67
DP_TBTSNK1_ML_C_N<0>	C2831	DP_TBTSNK1_ML_N<0>	25 67
DP_TBTSNK1_ML_C_P<1>	C2832	DP_TBTSNK1_ML_P<1>	25 67
DP_TBTSNK1_ML_C_N<1>	C2833	DP_TBTSNK1_ML_N<1>	25 67
DP_TBTSNK1_ML_C_P<2>	C2834	DP_TBTSNK1_ML_P<2>	25 67
DP_TBTSNK1_ML_C_N<2>	C2835	DP_TBTSNK1_ML_N<2>	25 67
DP_TBTSNK1_ML_C_P<3>	C2836	DP_TBTSNK1_ML_P<3>	25 67
DP_TBTSNK1_ML_C_N<3>	C2837	DP_TBTSNK1_ML_N<3>	25 67
DP_TBTSNK1_AUXCH_C_P	C2838	DP_TBTSNK1_AUXCH_P	25 67
DP_TBTSNK1_AUXCH_C_N	C2839	DP_TBTSNK1_AUXCH_N	25 67

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

Divides 3.3V to 1.8V

R2881 for CYA, allows separation of GPIO\_2/GPIO\_9 if necessary. Stuff one of R2881/2.

NO STUFF

MAKE\_BASE=TRUE

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 28 OF 121  
SHEET 25 OF 76

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



PP1V05\_TBTL  
??? mW (Single Port)  
250 mW (Dual Port)  
EDP: 1600 mA

PP1V05\_TBTCIO  
??? mW (Single-Port)  
2700 mW (Dual-Port)  
EDP: 1100 mA

PP3V3\_TBTL  
??? mW (Single-Port)  
250 mW (Dual-Port)  
EDP: 50 mA

PP3V3\_S4\_TBTPWR  
EDP: 10 mA

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)  
Power consumption figures from CR DG v0.57, IBL doc #472455.




Page Notes

Power aliases required by this page:  
 -PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 -PP15V\_TBT\_REG (15V Boost Output)  
 -PP3V3\_TBT\_P3V3TBTFTFET (3.3V FET Input)  
 -PP3V3\_TBT\_FET (3.3V FET Output)  
 -PP3V3\_S0\_TBTTPWRCTL  
 -PP1V05\_TBT\_P1V05TBTFTFET (1.05V FET Input)  
 -PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:  
 -TBT\_CLKREQ\_L  
 -TBT\_RESET\_L

BOM options provided by this page:  
 (NONE)


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset




3.3V TBT "LC" Switch



1.05V TBT "LC" Switch



1.05V TBT "CIO" Switch



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

**TBT Power Support**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	30	OF	121
SHEET	27	OF	76

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)



### Thunderbolt Connector A




SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
<b>Thunderbolt Connector A</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	32 OF 121
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	28 OF 76
IV ALL RIGHTS RESERVED			






3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



514S0449 CRITICAL J3700 SSD-GS3


1	GND_VOID	53	SSC OOB1_R2D_CONN_L
2	F-RT-SM	52	SSC OOB1_D2R_CONN_L
3	GND_VOID	51	SSD_PCIE_SEL_L
4		50	SSD_DEVSLP
5		49	SSC_PWRFAIL_WARN_L
6		48	SSD_RESET_CONN_L
7		47	SSD_PWR_EN
8		46	SSC_PWRFAIL_WARN_L Signal has PU on SSD module
9		45	PCIE SSD_D2R_N<3>
10		44	PCIE SSD_D2R_P<3>
11		43	PCIE SSD_D2R_N<2>
12		42	PCIE SSD_D2R_P<2>
13		41	PCIE SSD_D2R_N<1>
14		40	PCIE SSD_D2R_P<1>
15		39	PCIE SSD_D2R_N<0>
16		38	PCIE SSD_D2R_P<0>
17		37	PCIE_CLK100M_SSD_N
18		36	PCIE_CLK100M_SSD_P
19		35	
20		34	
21		33	
22		32	
23		31	
24		30	
25		29	
26		28	
27		27	
28		26	
29		25	
30		24	
31		23	
32		22	
33		21	
34		20	
35		19	
36		18	
37		17	
38		16	
39		15	
40		14	
41		13	
42		12	
43		11	
44		10	
45		9	
46		8	
47		7	
48		6	
49		5	
50		4	
51		3	
52		2	
53		1	

Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA

PCIe polarity inversion and lane reversal are only permitted on the device side, provided the device PHY supports it.


### Supervisor & CLKREQ# Isolation

Delay = ~55ms



### Gumstick3 Connector

SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
<b>SSD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	37 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SYNCH MASTER=J41 MLB SYNC DATE=04/02/2013


DRAWING NUMBER: <SCH NUM> D

REVISION: <E4 LABEL>

BRANCH: <BRANCH>

PAGE: 39 OF 121

SHEET: 31 OF 76



SYNC_MASTER=J41_MLB		SYNC_DATE=03/20/2013	
<b>Camera 2 of 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	40 OF 121
		SHEET	32 OF 76


D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1







### 3.3V S3 SD Card Switch




Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

SYNC MASTER=MASTER		SYNC DATE=10/11/2010	
PAGE TITLE			
<b>SD CONTROLLER (GL3219)</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


Right USB Port A

USB Port Power Switch




Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux



SIGNAL\_MODEL=MOJO\_MUX\_SMSC


SEL	OUTPUT
L	SMC (M)
H	USB (D)




APN: 514-0819

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

IPD Flex Connector



PAGE TITLE		DRAWING NUMBER		SIZE
IPD Connector		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		48 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		36 OF 76
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



**U5000**  
LM4FSXAH5BB  
(1 OF 2)

**OMIT TABLE**

AIN00	E2	SMC HS COMPUTING ISENSE	39 41
AIN01	E1	SMC PBUS VSENSE	39 42
AIN02	F2	SMC BMON ISENSE	39 41
AIN03	F1	SMC DCIN ISENSE	39 41
AIN04	B3	SMC DCIN VSENSE	39 42
AIN05	A3	SMC BMON DISCRETE ISENSE	39 43
AIN06	B4	SMC CPU ISENSE	39 42
AIN07	A4	SMC OTHER HI ISENSE	39 41
AIN08	B5	SMC PANEL ISENSE	39 43
AIN09	A5	SMC LV2S3 ISENSE	39 41
AIN10	B6	SMC LCDBKLT ISENSE	39 41
AIN11	A6	SMC P3V3S5 ISENSE	39 42
AIN12	C1	SMC WLAN ISENSE	39 41
AIN13	C2	SMC SSD ISENSE	39 41
AIN14	B1	SMC P3V3S0 ISENSE	39 41
AIN15	B2	SMC CAMERA ISENSE	39 41
AIN16	G2	PP3V3 S0SW SD	35 34 39 65
AIN17	G1	SMC P1V05S0 VSENSE	39 42
AIN18	H1	SMC CPUDDR ISENSE	39 42
AIN19	H2	SMC P1V05S0 ISENSE	39 42
AIN20	B7	SMC CPU VSENSE	39 42
AIN21	A7	SMC CPUVR ADJUST ISENSE	39 43
AIN22	B8	SMC CPU IMON ISENSE	39 43
AIN23	A8	PP3V3 WLAN	39 38 39 41 64
C0-	K2	CPU PROCHOT L	6 38 51 67
C0+	K1	SMC VCCIO CPU DIV2	38 39
C1-	L2	SMC S5 PWRGD VIN	38 39
PC5/C1+	L1	SPI DESCRIPTOR OVERRIDE L	37
T3CCP1/PJ5/C2-	C5	CPU CATERR L	6 67
PN2/FAN0PWM2	G3	CPU THRMTRIP 3V3	38
PN3/FAN0TACH2	D10		
SS10CLK/PA2	M2	SMC PM G2 EN	38 54 59
SS10FSS/PA3	M3	PM_DSW_PWRGD	33
SS10RX/PA4	L4	SMC DELAYED_PWRGD	37 27 38
SS10TX/PA5	N1	SMC_PROCHOT	38
U1RX/B0	F11	SMC DEBUGPRT_RX L	35 38 68
U1TX/PB1	E11	SMC DEBUGPRT_TX L	35 38 68
T0CCP0/PB6	F4	NC_SMC_SYS_LED	54
T0CCP1/PB7	F3	NC_SMC_GFX_THROTTLE L	54
SS11RX/PF0	M9	SPI_SMC_MISO	46 69
SS11TX/PF1	N9	SPI_SMC_MOSI	46 69
SS11CLK/PF2	L10	SPI_SMC_CLK	46 69
SS11FSS/PF3	K10	SPI_SMC_CS L	46 69
PF4	L9	S5_PWRGD	54 59
PF5	K9	PM_PCH_SYS_PWROK	33 14 17
WT0CCP0/PG4	K7	SMC DEBUGPRT_EN L	35
WT0CCP1/PG5	L7	NC_SMC_GFX_OVERTEMP	64
WT2CCP0/PH0	K3	ALL_SYS_PWRGD	34 17 59
WT2CCP1/PH1	K4	SMC_THRMTRIP	38
WT3CCP0/PH4	J3	PM_PWRBTN L	33 16
WT3CCP1/PH5	H4	PM_SYSRST L	33 17 64
WT4CCP0/PH6	H3	MEM_EVENT L (OD)	38
WT4CCP1/PH7	G4	SMC_ADAPTER_EN	33 38
T1CCP0/PJ0	C9	SMC_OOB1_D2R L	30
T1CCP1/PJ1	B9	SMC_OOB1_R2D L	30
T2CCP0/PJ2	A9	SMC_CPU_DBGPWR_RD L	43
T2CCP1/PJ3	C8	NC_BDV_BKL_PWM	44
WT5CCP1/PM3	H10	PM_BATLOW L	33

NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

PAGE TITLE

**SMC**

Apple Inc.


DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 50 OF 121  
SHEET: 37 OF 76




### SMC Reset "Button", Supervisor & AVREF Supply



Desktops: 5V  
Mobiles: 3.42V


MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

### Debug Power "Buttons"




### SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz




### SMC12 PECl Support



SMC\_BC\_ACOK == SMC BC ACOK  
MAKE\_BASE=TRUE





SMC\_PME\_S4\_DARK\_L == SMC\_PME\_S4\_DARK\_L  
MAKE\_BASE=TRUE



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>SMC Shared Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH NUM>		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		<BRANCH>	
II NOT TO REPRODUCE OR COPY IT		PAGE	51 OF 121
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	38 OF 76
IV ALL RIGHTS RESERVED			

41	39	37	SMC_HS_COMPUTING_ISENSE	SMC_HS_COMPUTING_ISENSE	37	39	41					
42	39	37	SMC_PBUS_VSENSE	SMC_PBUS_VSENSE	37	39	42					
41	39	37	SMC_BMON_ISENSE	SMC_BMON_ISENSE	37	39	41					
41	39	37	SMC_DCIN_ISENSE	SMC_DCIN_ISENSE	37	39	41					
42	39	37	SMC_DCIN_VSENSE	SMC_DCIN_VSENSE	37	39	42					
43	39	37	SMC_BMON_DISCRETE_ISENSE	SMC_BMON_DISCRETE_ISENSE	37	39	43					
42	39	37	SMC_CPU_ISENSE	SMC_CPU_ISENSE	37	39	42					
41	39	37	SMC_OTHER_HI_ISENSE	SMC_OTHER_HI_ISENSE	37	39	41					
43	39	37	SMC_PANEL_ISENSE	SMC_PANEL_ISENSE	37	39	43					
41	39	37	SMC_IV2S3_ISENSE	SMC_IV2S3_ISENSE	37	39	41					
41	39	37	SMC_LCDBKLT_ISENSE	SMC_LCDBKLT_ISENSE	37	39	41					
42	39	37	SMC_P3V3S5_ISENSE	SMC_P3V3S5_ISENSE	37	39	42					
41	39	37	SMC_WLAN_ISENSE	SMC_WLAN_ISENSE	37	39	41					
41	39	37	SMC_SSD_ISENSE	SMC_SSD_ISENSE	37	39	41					
41	39	37	SMC_P3V3S0_ISENSE	SMC_P3V3S0_ISENSE	37	39	41					
41	39	37	SMC_CAMERA_ISENSE	SMC_CAMERA_ISENSE	37	39	41					
			PP3V3_S0SW_SD	PP3V3_S0SW_SD	15	34	37					
					SD alias on page 103							
42	39	37	SMC_P1V05S0_VSENSE	SMC_P1V05S0_VSENSE	37	39	42					
42	39	37	SMC_CPUDDR_ISENSE	SMC_CPUDDR_ISENSE	37	39	42					
42	39	37	SMC_P1V05S0_ISENSE	SMC_P1V05S0_ISENSE	37	39	42					
42	39	37	SMC_CPU_VSENSE	SMC_CPU_VSENSE	37	39	42					
43	39	37	SMC_CPUVR_ADJUST_ISENSE	SMC_CPUVR_ADJUST_ISENSE	37	39	43					
43	39	37	SMC_CPU_IMON_ISENSE	SMC_CPU_IMON_ISENSE	37	39	43					
64	41	39	38	29	PP3V3_WLAN	PP3V3_WLAN	29	37	38	39	41	64

Top-Block Swap



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>SMC Project Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH NUM> D
		BRANCH	<E4LABEL>
		PAGE	<BRANCH>
		SHEET	52 OF 121
			39 OF 76












Table with 3 columns: Component, J43, J41. Rows include Internal DP, Analogix T-con, Parade T-con, and DVR.




Metadata block containing SYNC MASTER=J41 MLB, SYNC DATE=02/06/2013, Apple Inc. logo, and drawing information: <SCH NUM>, <E4LABEL>, <BRANCH>, 53 OF 121, 40 OF 76.


ICOR : COMPUTING High Side Current Sense




IOOR : OTHER High Side Current Sense




IROC : 3.3V S0 FET Current Sense




IS2C : 3.3V Camera Current Sense




CHARGER BMON High Side Current Sense




DC-IN (AMON) Current Sense




IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)




IAPC :AirPort Current Sense



ISDC : SSD Current Sense



IBLC : LCD Backlight Driver Input Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.0030HM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

SYNC MASTER=J41 MLB SYNC DATE=03/28/2013

**High Side Current Sensing**


Apple Inc.

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 54 OF 121  
 SHEET: 41 OF 76


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED




VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNC MASTER=J41 MLB SYNC DATE=03/28/2013

Apple Inc. <SCH\_NUM> D

REVISION <E4LABEL>


BRANCH <BRANCH>

PAGE 55 OF 121

SHEET 42 OF 76

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


ILDC :LCD Panel Current Sense / Filter




VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery  
 Vtl = 0.290mV = 0.687A from battery  
 Hysteresis TBD based on RC value changes

CHGR\_CS0\_R\_P/N are swapped on purpose to measure power into the system

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=J41 MLB SYNC DATE=03/28/2013


**Debug Sensors 1**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
56 OF 121	
SHEET	
43 OF 76	


CPU Proximity, Inlet, DDR and BMON THR Sensor



TBT, MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 121
		SHEET	44 OF 76

# FAN CONNECTOR



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
<b>Fan</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	60 OF 121
		SHEET	45 OF 76



D

D

C

C


B

B


A

A


DUAL I/O MODE (MODE 0 & 3) SUPPORTED  
High Speed CLK Frequency - 50MHz for fast read dual I/O



### LPC+SPI Connector



### SPI Bus Series Termination



SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
<b>LPC+SPI Debug Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	61 OF 121
		SHEET	46 OF 76


SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ


GAIN 6DB

Right Speaker Connector




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>Audio: Speaker Amp</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 121
		SHEET	47 OF 76

### 13" SPECIFIC Battery Connector



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE: Battery Connector			
DRAWING NUMBER: <SCH_NUM>		SIZE: D	
REVISION: <E4LABEL>		BRANCH: <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 69 OF 121		SHEET: 48 OF 76	


MLB to LIO Power Cable Connector



Input impedance of 68K meets sparkitechure requirements for detection of B121 (16.5V)

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



Vout = 3.425V  
300mA Max Output  
(Switcher limit)


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

SYNC MASTER=J41 MLB		SYNC DATE=02/06/201	
PAGE TITLE			
DC-In & G3H Supply			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE	70 OF 121	
	SHEET	49 OF 76	



Reverse-Current Protection

Need to stuff R7192 if either PP5V5\_DCIN:YES or PP5V5\_VDDP are used!



ACIN pin threshold is 3.2V, +/- 50mV  
DIVIDER SETS ACIN THRESHOLD AT 13.55V


30mA max load  
PP5V1 CHGR VDD

Max Current = 8A  
f = 400 kHz


PP5V5\_DCIN:YES  
PP5V5\_VDDP  
Vout = 5.50V  
200mA MAX OUTPUT  
(Switcher limit)

\* R7151 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE  
DUE TO DIFFERENT CURRENT ON \_P AND \_N. (FROM INTERSIL)

SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE <b>PBus Supply &amp; Battery Charger</b>			
DRAWING NUMBER Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
REVISION <E4LABEL>		BRANCH <BRANCH>	PAGE 71 OF 121
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 50 OF 76	



SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	51 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Vout = 1.85V max  
32A max output  
f = 700kHz

SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C


C

B

B


A

A



SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE			
<b>LPDDR3 Supply</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	74 OF 121
		SHEET	53 OF 76





SKIPSEL Strap  
VREF2 | Auto Skip (Higher Efficiency)  
VREG3 | OOA Auto Skip (Lower Efficiency)

SYNC MASTER=J41 MLB SYNC DATE=09/17/2012


5V S4RS3 / 3.3V S5 Power Supply

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	75 OF 121
SHEET	54 OF 76

# 1.05V S0 Regulator



SYNC MASTER=J41 MLB		SYNC DATE=03/28/2013	
1.05V S0 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PPBUS S0 LCDBKLT FET


MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS (ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

\*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS  
 \*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT


10.2 ohm resistors for current measurement on LED strings.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7717, R7718, R7719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7720, R7721, R7722		BKLT:ENG

Keyboard Backlight Driver & Detection




Keyboard Backlight Connector




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>LCD/KBD Backlight Driver</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 121
		SHEET	56 OF 76

### 1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



### 1.8V S3 REGULATOR




### 1.5V S0 LDO



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
<b>Misc Power Supplies</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	78 OF 121
		SHEET	57 OF 76




### 1.5V S0 Audio Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max

### 3.3V SUS Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max


### 1.05V PCH HSIO Switch



Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

### 3.3V S4 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

### 3.3V SSD Switch




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max

### 3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

### 3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

### 3.3V Sensor Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

### 5V S0 Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013


**Power FETs**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 121	SHEET	58 OF 76


S5 Enables




S5 Power Good




SSD Enable



Standby Enables




S3 Enables




Mobile System Power State Table

Table with 8 columns: State, SMC\_ADAPTER\_EN, SMC\_PM\_G2\_ENABLE, SMC\_S4\_WAKESRC\_EN, PM\_PWR\_EN, PM\_SLP\_S5\_L, PM\_SLP\_S4\_L, PM\_SLP\_S3\_L. Rows include Run (S0), Sleep (S3AC), Sleep (S3), Deep Sleep (S4AC), Deep Sleep (S4), Deep Sleep (S5AC), Deep Sleep (S5), Battery Off (S20nAC), and Battery Off (S20n).


S0 Rail PGOOD (BJT Version)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect




CHGR VFRQ Generation




S0 Rail PGOOD Circuitry (ISL version used for development)



SUS Enables



SUS Enables




Power Control header with Apple Inc. logo, drawing number <SCH\_NUM> D, revision <E4LABEL>, and page 81 OF 121. Includes a notice of proprietary property.

Thresholds:  
VDD: 2.734V-3.010V  
V2MON: 2.815V-3.099V  
V3MON: 0.572V-0.630V  
V4MON: 0.572V-0.630V


D  
C  
B  
A

D  
C  
B  
A

D  
C  
B  
A



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




ON MLB SIDE AS LIO CAN'T FIT CAPS

SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
Left I/O (LIO) Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	95 OF 121
		SHEET	61 OF 76

IO Ports





SYNC MASTER=J41 MLB SYNC DATE=01/30/2013

**Power Aliases**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
100 OF 121	
SHEET	
62 OF 76	

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A A<5>	TRUE	MEM A CAA<0>	
=MEM A A<9>	TRUE	MEM A CAA<1>	
=MEM A A<6>	TRUE	MEM A CAA<2>	
=MEM A A<8>	TRUE	MEM A CAA<3>	
=MEM A A<7>	TRUE	MEM A CAA<4>	
=MEM A BA<2>	TRUE	MEM A CAA<5>	
MEM A CAA<6>	TRUE	MEM A CAA<6>	
=MEM A A<11>	TRUE	MEM A CAA<7>	
=MEM A A<15>	TRUE	MEM A CAA<8>	
=MEM A A<14>	TRUE	MEM A CAA<9>	
=MEM A A<13>	TRUE	MEM A CAB<0>	
=MEM A CAS L	TRUE	MEM A CAB<1>	
=MEM A WE L	TRUE	MEM A CAB<2>	
=MEM A RAS L	TRUE	MEM A CAB<3>	
=MEM A BA<0>	TRUE	MEM A CAB<4>	
=MEM A A<2>	TRUE	MEM A CAB<5>	
MEM A CAB<6>	TRUE	MEM A CAB<6>	
=MEM A A<10>	TRUE	MEM A CAB<7>	
=MEM A A<1>	TRUE	MEM A CAB<8>	
=MEM A A<0>	TRUE	MEM A CAB<9>	
MEM A ODT<0>	TRUE	MEM A ODT<0>	
TP LPDDR3_RSVD1	TRUE	TP LPDDR3_RSVD1	
TP LPDDR3_RSVD2	TRUE	TP LPDDR3_RSVD2	
=MEM B A<5>	TRUE	MEM B CAA<0>	
=MEM B A<9>	TRUE	MEM B CAA<1>	
=MEM B A<6>	TRUE	MEM B CAA<2>	
=MEM B A<8>	TRUE	MEM B CAA<3>	
=MEM B A<7>	TRUE	MEM B CAA<4>	
=MEM B BA<2>	TRUE	MEM B CAA<5>	
MEM B CAA<6>	TRUE	MEM B CAA<6>	
=MEM B A<11>	TRUE	MEM B CAA<7>	
=MEM B A<15>	TRUE	MEM B CAA<8>	
=MEM B A<14>	TRUE	MEM B CAA<9>	
=MEM B A<13>	TRUE	MEM B CAB<0>	
=MEM B CAS L	TRUE	MEM B CAB<1>	
=MEM B WE L	TRUE	MEM B CAB<2>	
=MEM B RAS L	TRUE	MEM B CAB<3>	
=MEM B BA<0>	TRUE	MEM B CAB<4>	
=MEM B A<2>	TRUE	MEM B CAB<5>	
MEM B CAB<6>	TRUE	MEM B CAB<6>	
=MEM B A<10>	TRUE	MEM B CAB<7>	
=MEM B A<1>	TRUE	MEM B CAB<8>	
=MEM B A<0>	TRUE	MEM B CAB<9>	
MEM B ODT<0>	TRUE	MEM B ODT<0>	
TP LPDDR3_RSVD3	TRUE	TP LPDDR3_RSVD3	
TP LPDDR3_RSVD4	TRUE	TP LPDDR3_RSVD4	

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A DO<0>	TRUE	MEM A DO<9>	
=MEM A DO<1>	TRUE	MEM A DO<12>	
=MEM A DO<2>	TRUE	MEM A DO<10>	
=MEM A DO<3>	TRUE	MEM A DO<11>	
=MEM A DO<4>	TRUE	MEM A DO<8>	
=MEM A DO<5>	TRUE	MEM A DO<13>	
=MEM A DO<6>	TRUE	MEM A DO<14>	
=MEM A DO<7>	TRUE	MEM A DO<15>	
=MEM A DO<8>	TRUE	MEM A DO<0>	
=MEM A DO<9>	TRUE	MEM A DO<1>	
=MEM A DO<10>	TRUE	MEM A DO<2>	
=MEM A DO<11>	TRUE	MEM A DO<7>	
=MEM A DO<12>	TRUE	MEM A DO<4>	
=MEM A DO<13>	TRUE	MEM A DO<5>	
=MEM A DO<14>	TRUE	MEM A DO<3>	
=MEM A DO<15>	TRUE	MEM A DO<6>	
=MEM A DO<16>	TRUE	MEM A DO<29>	
=MEM A DO<17>	TRUE	MEM A DO<28>	
=MEM A DO<18>	TRUE	MEM A DO<27>	
=MEM A DO<19>	TRUE	MEM A DO<31>	
=MEM A DO<20>	TRUE	MEM A DO<24>	
=MEM A DO<21>	TRUE	MEM A DO<25>	
=MEM A DO<22>	TRUE	MEM A DO<26>	
=MEM A DO<23>	TRUE	MEM A DO<30>	
=MEM A DO<24>	TRUE	MEM A DO<18>	
=MEM A DO<25>	TRUE	MEM A DO<21>	
=MEM A DO<26>	TRUE	MEM A DO<16>	
=MEM A DO<27>	TRUE	MEM A DO<23>	
=MEM A DO<28>	TRUE	MEM A DO<20>	
=MEM A DO<29>	TRUE	MEM A DO<19>	
=MEM A DO<30>	TRUE	MEM A DO<22>	
=MEM A DO<31>	TRUE	MEM A DO<17>	
=MEM A DO<32>	TRUE	MEM A DO<41>	
=MEM A DO<33>	TRUE	MEM A DO<44>	
=MEM A DO<34>	TRUE	MEM A DO<46>	
=MEM A DO<35>	TRUE	MEM A DO<47>	
=MEM A DO<36>	TRUE	MEM A DO<40>	
=MEM A DO<37>	TRUE	MEM A DO<45>	
=MEM A DO<38>	TRUE	MEM A DO<42>	
=MEM A DO<39>	TRUE	MEM A DO<43>	
=MEM A DO<40>	TRUE	MEM A DO<36>	
=MEM A DO<41>	TRUE	MEM A DO<37>	
=MEM A DO<42>	TRUE	MEM A DO<34>	
=MEM A DO<43>	TRUE	MEM A DO<39>	
MEM A DO<32>	TRUE	MEM A DO<32>	
=MEM A DO<45>	TRUE	MEM A DO<33>	
=MEM A DO<46>	TRUE	MEM A DO<35>	
=MEM A DO<47>	TRUE	MEM A DO<38>	
=MEM A DO<48>	TRUE	MEM A DO<52>	
=MEM A DO<49>	TRUE	MEM A DO<51>	
=MEM A DO<50>	TRUE	MEM A DO<48>	
=MEM A DO<51>	TRUE	MEM A DO<49>	
=MEM A DO<52>	TRUE	MEM A DO<53>	
=MEM A DO<53>	TRUE	MEM A DO<50>	
=MEM A DO<54>	TRUE	MEM A DO<54>	
=MEM A DO<55>	TRUE	MEM A DO<55>	
=MEM A DO<56>	TRUE	MEM A DO<58>	
=MEM A DO<57>	TRUE	MEM A DO<62>	
=MEM A DO<58>	TRUE	MEM A DO<60>	
=MEM A DO<59>	TRUE	MEM A DO<61>	
=MEM A DO<60>	TRUE	MEM A DO<59>	
=MEM A DO<61>	TRUE	MEM A DO<63>	
=MEM A DO<62>	TRUE	MEM A DO<57>	
=MEM A DO<63>	TRUE	MEM A DO<56>	
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>	
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>	
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>	
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>	
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>	
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>	
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>	
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>	
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>	
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>	
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>	
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>	
MEM A DOS P<6>	TRUE	MEM A DOS P<6>	
MEM A DOS N<6>	TRUE	MEM A DOS N<6>	
=MEM A DOS P<7>	TRUE	MEM A DOS P<7>	
=MEM A DOS N<7>	TRUE	MEM A DOS N<7>	

Command/Address	MAKE_BASE	MEM B	MEM A
=MEM B DO<0>	TRUE	MEM B DO<12>	
=MEM B DO<1>	TRUE	MEM B DO<9>	
=MEM B DO<2>	TRUE	MEM B DO<10>	
=MEM B DO<3>	TRUE	MEM B DO<11>	
=MEM B DO<4>	TRUE	MEM B DO<13>	
=MEM B DO<5>	TRUE	MEM B DO<8>	
=MEM B DO<6>	TRUE	MEM B DO<14>	
=MEM B DO<7>	TRUE	MEM B DO<15>	
=MEM B DO<8>	TRUE	MEM B DO<0>	
=MEM B DO<9>	TRUE	MEM B DO<1>	
=MEM B DO<10>	TRUE	MEM B DO<2>	
=MEM B DO<11>	TRUE	MEM B DO<7>	
=MEM B DO<12>	TRUE	MEM B DO<4>	
=MEM B DO<13>	TRUE	MEM B DO<5>	
=MEM B DO<14>	TRUE	MEM B DO<6>	
=MEM B DO<15>	TRUE	MEM B DO<3>	
=MEM B DO<16>	TRUE	MEM B DO<28>	
=MEM B DO<17>	TRUE	MEM B DO<29>	
=MEM B DO<18>	TRUE	MEM B DO<30>	
=MEM B DO<19>	TRUE	MEM B DO<27>	
=MEM B DO<20>	TRUE	MEM B DO<24>	
=MEM B DO<21>	TRUE	MEM B DO<25>	
=MEM B DO<22>	TRUE	MEM B DO<31>	
=MEM B DO<23>	TRUE	MEM B DO<26>	
=MEM B DO<24>	TRUE	MEM B DO<20>	
=MEM B DO<25>	TRUE	MEM B DO<16>	
=MEM B DO<26>	TRUE	MEM B DO<23>	
=MEM B DO<27>	TRUE	MEM B DO<22>	
=MEM B DO<28>	TRUE	MEM B DO<21>	
=MEM B DO<29>	TRUE	MEM B DO<17>	
=MEM B DO<30>	TRUE	MEM B DO<18>	
=MEM B DO<31>	TRUE	MEM B DO<19>	
=MEM B DO<32>	TRUE	MEM B DO<44>	
=MEM B DO<33>	TRUE	MEM B DO<41>	
=MEM B DO<34>	TRUE	MEM B DO<42>	
=MEM B DO<35>	TRUE	MEM B DO<43>	
=MEM B DO<36>	TRUE	MEM B DO<45>	
=MEM B DO<37>	TRUE	MEM B DO<40>	
=MEM B DO<38>	TRUE	MEM B DO<46>	
=MEM B DO<39>	TRUE	MEM B DO<47>	
=MEM B DO<40>	TRUE	MEM B DO<32>	
MEM B DO<33>	TRUE	MEM B DO<33>	
=MEM B DO<42>	TRUE	MEM B DO<34>	
=MEM B DO<43>	TRUE	MEM B DO<39>	
=MEM B DO<44>	TRUE	MEM B DO<36>	
=MEM B DO<45>	TRUE	MEM B DO<37>	
=MEM B DO<46>	TRUE	MEM B DO<38>	
=MEM B DO<47>	TRUE	MEM B DO<35>	
=MEM B DO<48>	TRUE	MEM B DO<57>	
=MEM B DO<49>	TRUE	MEM B DO<56>	
=MEM B DO<50>	TRUE	MEM B DO<60>	
=MEM B DO<51>	TRUE	MEM B DO<59>	
=MEM B DO<52>	TRUE	MEM B DO<63>	
=MEM B DO<53>	TRUE	MEM B DO<62>	
=MEM B DO<54>	TRUE	MEM B DO<58>	
=MEM B DO<55>	TRUE	MEM B DO<61>	
=MEM B DO<56>	TRUE	MEM B DO<49>	
=MEM B DO<57>	TRUE	MEM B DO<51>	
=MEM B DO<58>	TRUE	MEM B DO<48>	
=MEM B DO<59>	TRUE	MEM B DO<53>	
=MEM B DO<60>	TRUE	MEM B DO<52>	
=MEM B DO<61>	TRUE	MEM B DO<55>	
=MEM B DO<62>	TRUE	MEM B DO<50>	
=MEM B DO<63>	TRUE	MEM B DO<54>	
=MEM B DOS P<0>	TRUE	MEM B DOS P<1>	
=MEM B DOS N<0>	TRUE	MEM B DOS N<1>	
=MEM B DOS P<1>	TRUE	MEM B DOS P<0>	
=MEM B DOS N<1>	TRUE	MEM B DOS N<0>	
=MEM B DOS P<2>	TRUE	MEM B DOS P<3>	
=MEM B DOS N<2>	TRUE	MEM B DOS N<3>	
=MEM B DOS P<3>	TRUE	MEM B DOS P<2>	
=MEM B DOS N<3>	TRUE	MEM B DOS N<2>	
=MEM B DOS P<4>	TRUE	MEM B DOS P<5>	
=MEM B DOS N<4>	TRUE	MEM B DOS N<5>	
=MEM B DOS P<5>	TRUE	MEM B DOS P<4>	
=MEM B DOS N<5>	TRUE	MEM B DOS N<4>	
MEM B DOS P<6>	TRUE	MEM B DOS P<6>	
MEM B DOS N<6>	TRUE	MEM B DOS N<6>	

D

D

C

C

B

B

A

A

SYNC MASTER=J41 MLB SYNC DATE=08/30/2012

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 102 OF 121  
 SHEET: 63 OF 76

Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector
FUNC\_TEST
TRUE PP3V3 WLAN (Need 6 TPs)
TRUE WIFI EVENT\_L
TRUE PCIE AP R2D\_N
TRUE PCIE AP R2D\_P
TRUE PCIE CLK100M AP\_N
TRUE PCIE CLK100M AP\_P
TRUE PCIE AP D2R\_P
TRUE PCIE AP D2R\_N
TRUE PCIE\_WAKE\_L
TRUE AP\_RESET\_CONN\_L
TRUE AP\_CLKREQ\_O\_L
TRUE USB\_BT\_CONN\_P
TRUE USB\_BT\_CONN\_N
TRUE PP3V3\_S4
(Need to add 8 GND TPs)

J6000: Fan Connector
FUNC\_TEST
TRUE PP5V\_S0
TRUE FAN\_RT\_TACH
TRUE FAN\_RT\_PWM
(Need to add 1 GND TP)

Misc Voltages & Control Signals
FUNC\_TEST
TRUE PPBUS\_G3H
TRUE PPVIN\_S4SW\_TBTBST\_FET
TRUE PPBUS\_S5\_HS\_COMPUTING\_ISNS
TRUE PPDGIN\_G3H
TRUE PP3V42\_G3H
TRUE PPVRTC\_G3H
TRUE PP3V3\_S5
TRUE PP3V3\_SUS
TRUE PP3V3\_S3
TRUE PP3V3\_S0
TRUE PP3V3\_S0SW\_SSD
TRUE PP1V5\_S0
TRUE PP1V05\_S0
TRUE PP1V5\_TBT
TRUE PP3V3\_TBTLC
TRUE PP1V05\_TBTLC
TRUE PPVCC\_S0\_CPU
TRUE PP1V05\_TBTCIO
TRUE PPBUS\_S5\_HS\_OTHER\_ISNS
TRUE PPDGIN\_G3H\_ISOL
TRUE PP3V3\_S4
(Need to add 27 GND TPs)

J4800: IPD Flex Connector
FUNC\_TEST
TRUE SMC\_L1D
TRUE TPAD\_SPI\_MISO\_R
TRUE USB\_TPAD\_P
TRUE USB\_TPAD\_N
TRUE TPAD\_SPI\_CLK\_R
TRUE TPAD\_WAKE\_L
TRUE TPAD\_SPI\_MOSI\_R
TRUE PP3V3\_S4\_IPD
TRUE TPAD\_SPI\_CS\_R\_L
TRUE TPAD\_SPI\_IF\_EN\_CONN
TRUE TPAD\_SPI\_INT\_S4\_WAKE\_L\_CONN
TRUE PP5V\_S4\_IPD
TRUE TPAD\_USB\_IF\_EN\_CONN
TRUE SMBUS\_SMC\_3\_SDA
TRUE SMBUS\_SMC\_3\_SCL
TRUE SMC\_LSOC\_RST\_L
TRUE PP3V42\_G3H
TRUE SMC\_ONOFF\_L
(Need to add 5 GND TPs)

J7000: DC-In Connector
FUNC\_TEST
TRUE PPDGIN\_G3H (Need 4 TPs)
TRUE PP5V\_S4RS3 (Need 3 TPs)
(Need to add 5 GND TPs)

J6404: Speaker Connector
FUNC\_TEST
TRUE SPKRAMP\_ROUT\_P
TRUE SPKRAMP\_ROUT\_N
(Need to add 3 GND TPs)

J6950: Battery Connector
FUNC\_TEST
TRUE PPVBAT\_G3H\_CONN (Need 4 TPs)
TRUE SMBUS\_SMC\_5\_G3\_SCL
TRUE SMBUS\_SMC\_5\_G3\_SDA
TRUE SYS\_DETECT\_L
(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector
FUNC\_TEST
TRUE PPHV\_S0SW\_ICDBKLT (Need 2 TPs)
TRUE LED\_RETURN\_6
TRUE LED\_RETURN\_5
TRUE LED\_RETURN\_4
TRUE LED\_RETURN\_3
TRUE LED\_RETURN\_2
TRUE LED\_RETURN\_1
TRUE DP\_INT\_HPD\_CONN
TRUE I2C\_TCON\_SDA\_R
TRUE I2C\_TCON\_SCL\_R
TRUE PP3V3\_S0SW\_LCD\_UF (Need 2 TPs)
TRUE DP\_INT\_AUX\_CH\_C\_N
TRUE DP\_INT\_AUX\_CH\_C\_P
TRUE DP\_INT\_ML\_P<0>
TRUE DP\_INT\_ML\_N<0>
(Need to add 5 GND TPs)

J7715: KB BKL Connector
FUNC\_TEST
TRUE KBDLED\_ANODE
TRUE KBDLED\_FB
(Need to add 2 GND TPs)

J1800: XDP Connector (Only a subset are needed for FCT HVM test fixture)
FUNC\_TEST
TRUE XDP\_CPU\_TCK
TRUE XDP\_PCH\_TCK
TRUE XDP\_CPU\_TDI
TRUE XDP\_CPU\_TDO
TRUE XDP\_CPUPCH\_TRST\_L
TRUE XDP\_CPU\_TMS
TRUE XDP\_PCH\_TMS
TRUE XDP\_PCH\_TDI
TRUE XDP\_PCH\_TDO
TRUE XDP\_CPU\_PREQ\_L
TRUE XDP\_CPU\_PRDY\_L
TRUE XDP\_CPU\_VCCST\_PWRGD
TRUE PM\_RSMRST\_L
TRUE XDP\_SYS\_PWROK
TRUE PM\_SYSRST\_L
TRUE CPU\_CFG<3>
TRUE PP1V05\_S0
(Need to add 2 GND TPs)

J3700: SSD Connector
FUNC\_TEST
TRUE PP3V3\_S0SW\_SSD\_FLT (Need 5 TPs)
TRUE PCIE\_SSD\_R2D\_N<3..0>
TRUE PCIE\_SSD\_R2D\_P<3..0>
TRUE PP3V3\_S0
TRUE SSD\_RESET\_CONN\_L
TRUE SSD\_CLKREQ\_CONN\_L
TRUE SMC\_OOBI\_R2D\_CONN\_L
TRUE SMC\_OOBI\_D2R\_CONN\_L
TRUE SSD\_PCIE\_SEL\_L
TRUE SSD\_DEVS\_L
TRUE SSD\_PWRFAIL\_WARN\_L
TRUE SSD\_PWR\_EN
TRUE PCIE\_SSD\_D2R\_N<3..0>
TRUE PCIE\_SSD\_D2R\_P<3..0>
TRUE PCIE\_CLK100M\_SSD\_N
TRUE PCIE\_CLK100M\_SSD\_P
(Need to add 6 GND TPs)

J4002: Camera Connector
FUNC\_TEST
TRUE MIPI\_CLK\_CONN\_N
TRUE MIPI\_CLK\_CONN\_P
TRUE CAM\_SENSOR\_WAKE\_L\_CONN
TRUE MIPI\_DATA\_CONN\_N
TRUE MIPI\_DATA\_CONN\_P
TRUE SMBUS\_SMC\_1\_S0\_SDA
TRUE SMBUS\_SMC\_1\_S0\_SCL
TRUE I2C\_CAM\_SCK
TRUE I2C\_CAM\_SDA
TRUE PP5V\_S3RS0\_ALSCAM\_F (Need 1BD TPs)
(Need to add 1BD GND TPs)

J6100: LPC+SPI Connector
FUNC\_TEST
TRUE PP3V42\_G3H
TRUE PP5V\_S0
TRUE LPC\_CLK24M\_LPCPLUS
TRUE LPC\_AD<3..0>
TRUE SPI\_ALT\_MOSI
TRUE XDP\_LPCPLUS\_GPIO
TRUE LPCPLUS\_RESET\_L
TRUE SMC\_TDO
TRUE TP\_SMC\_TRST\_L
TRUE TP\_SMC\_MDI
TRUE SMC\_TX\_L
TRUE SPI\_ALT\_MISO
TRUE LPC\_FRAME\_L
TRUE SPIROM\_USE\_MLB
TRUE PM\_CLKRUN\_L
TRUE SPI\_ALT\_CLK
TRUE SPI\_ALT\_CS\_L
TRUE LPC\_SERIRQ
TRUE LPC\_PWRDWN\_L
TRUE SMC\_TDI
TRUE SMC\_TCK
TRUE SMC\_RESET\_L
TRUE SMC\_ROMBOOT
TRUE SMC\_RX\_L
TRUE SMC\_TMS
(Need to add 6 GND TPs)

NO\_TEST MAKE\_BASE
TRUE TRUE NC\_PCIE\_CLK100M\_SDP
TRUE TRUE NC\_PCIE\_CLK100M\_SDN
TRUE TRUE NC\_PCIE\_CLK100M\_FWP
TRUE TRUE NC\_PCIE\_CLK100M\_FWN
TRUE TRUE NC\_PCIE\_FW\_D2RP
TRUE TRUE NC\_PCIE\_FW\_D2RN
TRUE TRUE NC\_PCIE\_FW\_R2D\_CP
TRUE TRUE NC\_PCIE\_FW\_R2D\_CN
TRUE TRUE NC\_USB\_IRP
TRUE TRUE NC\_USB\_IRN
TRUE TRUE NC\_USB\_CAMERAP
TRUE TRUE NC\_USB\_CAMERAN
TRUE TRUE NC\_USB\_SDP
TRUE TRUE NC\_USB\_SDN
TRUE TRUE NC\_INT\_ML\_C\_P<3..1>
TRUE TRUE NC\_INT\_ML\_CN<3..1>
TRUE TRUE NC\_HDA\_SDIN1
TRUE TRUE NC\_PCI\_PME\_L
TRUE TRUE NC\_CLINK\_CLK
TRUE TRUE NC\_CLINK\_DATA
TRUE TRUE NC\_CLINK\_RESET\_L
TRUE TRUE NC\_SMC\_SYS\_LED
TRUE TRUE NC\_IR\_RX\_OUT\_RC
TRUE TRUE NC\_USB\_SMC\_P
TRUE TRUE NC\_USB\_SMC\_N
TRUE TRUE NC\_SMC\_GFX\_OVERTEMP
TRUE TRUE NC\_SMC\_GFX\_THROTTLE\_L
TRUE TRUE NC\_SMC\_FAN\_1\_CTL
TRUE TRUE NC\_SMC\_FAN\_1\_TACH
TRUE TRUE NC\_SMC\_FAN\_5\_CTL
TRUE TRUE NC\_ENET\_ASF\_GPIO
TRUE TRUE NC\_SMC\_MPM5\_LED\_PWR
TRUE TRUE NC\_SMC\_MPM5\_LED\_CHG
TRUE TRUE NC\_SMC\_T25\_EN\_L
TRUE TRUE NC\_SMC\_DP\_HPD\_L
TRUE TRUE NC\_SMBUS\_SMC\_4\_ASF\_SCL
TRUE TRUE NC\_SMBUS\_SMC\_4\_ASF\_SDA
TRUE TRUE NC\_BDV\_BKL\_PWM
TRUE TRUE NC\_TBT\_B\_R2D\_CP<1..0>
TRUE TRUE NC\_TBT\_B\_R2D\_CN<1..0>
TRUE TRUE NC\_TBT\_B\_D2RP<1..0>
TRUE TRUE NC\_TBT\_B\_D2RN<1..0>
TRUE TRUE NC\_TBT\_B\_LSTX
TRUE TRUE NC\_DP\_TBTPB\_ML\_CP<3..1:2>
TRUE TRUE NC\_DP\_TBTPB\_ML\_CN<3..1:2>
TRUE TRUE NC\_DP\_TBTPB\_AUXCH\_CP
TRUE TRUE NC\_DP\_TBTPB\_AUXCH\_CN
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<3>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<3>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<2>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<2>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<1>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<1>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<0>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<0>
TRUE TRUE NC\_DP\_TBTSRC\_AUXCH\_CP
TRUE TRUE NC\_DP\_TBTSRC\_AUXCH\_CN

NC\_SMC\_SYS\_LED
NC\_IR\_RX\_OUT\_RC
NC\_USB\_SMC\_P
NC\_USB\_SMC\_N
NC\_SMC\_GFX\_OVERTEMP
NC\_SMC\_GFX\_THROTTLE\_L
NC\_SMC\_FAN\_1\_CTL
NC\_SMC\_FAN\_1\_TACH
NC\_SMC\_FAN\_5\_CTL
NC\_ENET\_ASF\_GPIO
NC\_SMC\_MPM5\_LED\_PWR
NC\_SMC\_MPM5\_LED\_CHG
NC\_SMC\_T25\_EN\_L
NC\_SMC\_DP\_HPD\_L
NC\_SMBUS\_SMC\_4\_ASF\_SCL
NC\_SMBUS\_SMC\_4\_ASF\_SDA
NC\_BDV\_BKL\_PWM
NC\_TBT\_B\_R2D\_CP<1..0>
NC\_TBT\_B\_R2D\_CN<1..0>
NC\_TBT\_B\_D2RP<1..0>
NC\_TBT\_B\_D2RN<1..0>
NC\_TBT\_B\_LSTX
NC\_DP\_TBTPB\_ML\_CP<3..1:2>
NC\_DP\_TBTPB\_ML\_CN<3..1:2>
NC\_DP\_TBTPB\_AUXCH\_CP
NC\_DP\_TBTPB\_AUXCH\_CN
NC\_DP\_TBTSRC\_ML\_CP<3>
NC\_DP\_TBTSRC\_ML\_CN<3>
NC\_DP\_TBTSRC\_ML\_CP<2>
NC\_DP\_TBTSRC\_ML\_CN<2>
NC\_DP\_TBTSRC\_ML\_CP<1>
NC\_DP\_TBTSRC\_ML\_CN<1>
NC\_DP\_TBTSRC\_ML\_CP<0>
NC\_DP\_TBTSRC\_ML\_CN<0>
NC\_DP\_TBTSRC\_AUXCH\_CP
NC\_DP\_TBTSRC\_AUXCH\_CN

TBT
TRUE TRUE NC\_TBT\_B\_R2D\_CP<1..0>
TRUE TRUE NC\_TBT\_B\_R2D\_CN<1..0>
TRUE TRUE NC\_TBT\_B\_D2RP<1..0>
TRUE TRUE NC\_TBT\_B\_D2RN<1..0>
TRUE TRUE NC\_TBT\_B\_LSTX
TRUE TRUE NC\_DP\_TBTPB\_ML\_CP<3..1:2>
TRUE TRUE NC\_DP\_TBTPB\_ML\_CN<3..1:2>
TRUE TRUE NC\_DP\_TBTPB\_AUXCH\_CP
TRUE TRUE NC\_DP\_TBTPB\_AUXCH\_CN
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<3>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<3>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<2>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<2>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<1>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<1>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CP<0>
TRUE TRUE NC\_DP\_TBTSRC\_ML\_CN<0>
TRUE TRUE NC\_DP\_TBTSRC\_AUXCH\_CP
TRUE TRUE NC\_DP\_TBTSRC\_AUXCH\_CN

Unused nets with offpage
(Nets with offpages not used on this project)

HDD\_PWR\_EN
WOL\_EN
BT\_PWR\_RST\_L
HDMITBTMUX\_FLAG\_L
FW\_PWR\_EN
FW\_PME\_L
ENET\_MEDIA\_SENSE
LCD\_PSR\_EN
LCD\_IRO\_L
ODD\_PWR\_EN\_L
ENET\_LOW\_PWR
AUD\_IP\_PERIPHERAL\_DET
AUD\_I2C\_INT\_L
AUD\_IPHS\_SWITCH\_EN

Apple Inc. logo and text: SYNC MASTER=J41 MLB, SYNC DATE=02/01/2013, Func Test / No Test, Apple Inc., <SCH NUM>, <E4LABEL>, <BRANCH>, 104 OF 121, 64 OF 76

D

D

C

C

B

B

A

A



Functional Test Points

SD Card Aliases

J9500: LIO Connector		MAKE_BASE	
FUNC_TEST		USB3_SD_D2R_P	USB3_SD_D2R_P
TRUE PP3V42_G3H	17 20 25 26 37 38 40 46 49 50	TRUE USB3_SD_D2R_N	14 34 65 68
TRUE PP3V3_S0	8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 39 40 41 42 43 44 45 46 47 48 49 50	TRUE USB3_SD_R2D_C_P	14 34 65 68
TRUE PP1V5_S0SW_AUDIO	58 61	TRUE USB3_SD_R2D_C_N	14 34 65 68
TRUE SYS_ONEWIRE	37 61		
TRUE SMC_BC_ACOK	37 38 50 61	PP3V3_S0SW_SD	PP3V3_S0SW_SD
TRUE USB_PWR_EN	35 59 61	(MAKE_BASE=TRUE on page 45)	
TRUE SMBUS_SMC_2_S3_SDA	37 40 61 73		
TRUE SMBUS_SMC_2_S3_SCL	37 40 61 73		
TRUE SPKRAMP_SHDN_L	47 61		
TRUE FINSTACKSNS_ALERT_L	39 61		
TRUE SPKRAMP_INR_N	47 61 74		
TRUE SPKRAMP_INR_P	47 61 74		
TRUE USB_EXTB_N	14 61 68		
TRUE USB_EXTB_P	14 61 68		
TRUE PP5V_S0_ALT_AUD_LDO_EN	61		
TRUE SMC_LID	36 37 38 61 64		
TRUE HDA_SDOUT	12 61 69		
TRUE HDA_BIT_CLK	12 61 69		
TRUE HDA_SDINO	12 61 69		
TRUE XDP_USB_EXTB_OC_L	14 61 61		
TRUE HDA_RST_L	12 61 69		
TRUE HDA_SYNC	12 61 69		
TRUE USB3_EXTB_D2R_RC_P	61 65 68		
TRUE USB3_EXTB_D2R_RC_N	61 65 68		
TRUE USB3_EXTB_R2D_P	61 65 68		
TRUE USB3_EXTB_R2D_N	61 65 68		
TRUE AUD_PWR_EN	13 59 61		

(Need to add 5 GND TPs)

Bead Probes

68 61 14	USB3_EXTB_D2R_N	CTD	BEAD-PROBE	BPA511
68 61 14	USB3_EXTB_D2R_P	CTD	BEAD-PROBE	BPA510
68 65 61	USB3_EXTB_D2R_RC_N	CTD	BEAD-PROBE	BPA520
68 65 61	USB3_EXTB_D2R_RC_P	CTD	BEAD-PROBE	BPA521
68 61 14	USB3_EXTB_R2D_C_N	CTD	BEAD-PROBE	BPA513
68 61 14	USB3_EXTB_R2D_C_P	CTD	BEAD-PROBE	BPA512
68 65 61	USB3_EXTB_R2D_N	CTD	BEAD-PROBE	BPA523
68 65 61	USB3_EXTB_R2D_P	CTD	BEAD-PROBE	BPA522

SYNC MASTER=J41 MLB		SYNC DATE=09/13/2012	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

Summary table with columns: BOARD LAYERS, BOARD AREAS, BOARD UNITS (MIL OR MM), ALLEGRO VERSION

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Single-ended Physical Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Differential Pair Physical Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Spacing Constraints

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

PCB Rule Definitions header with Apple logo, drawing number, revision, and notice of proprietary property.



CPU Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU\_45S and CPU\_27P4S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_AGTL.

Note: CPU\_8MIL and CPU\_ITP can be converted back to TABLE\_SPACING\_RULE once rdar://10308147 is resolved

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include CPU\_8MIL.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_8MIL\_2ANY.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include CPU\_ITP.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_ITP\_2ANY.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include CPU\_COMP.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_COMP\_2SELF and CPU\_COMP\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_COMP\_2SELF and CPU\_COMP\_2OTHER.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include CPU\_VCCSENSE.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_VCCSENSE\_2SELF and CPU\_VCCSENSE\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_VCCSENSE\_2SELF and CPU\_VCCSENSE\_2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIE\_80D and CLK\_PCIE\_80D.

PCIe Clock Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include CLK\_PCIE.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_PCIE\_2SELF and CLK\_PCIE\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_PCIE\_2SELF and CLK\_PCIE\_2OTHER.

CPU PCIe Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include PCIE\_CPU\_TX, PCIE\_CPU\_RX, PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_TX2RX, PCIE\_RX2TX, PCIE\_2OTHERHS, PCIE\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_TX2RX, PCIE\_RX2TX, PCIE\_2OTHERHS, PCIE\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_TX2RX, PCIE\_RX2TX, PCIE\_2OTHERHS, PCIE\_2OTHER.

PCH PCIe Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include PCIE\_PCH\_TX, PCIE\_PCH\_RX, PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_TX2RX, PCIE\_RX2TX, PCIE\_2OTHERHS, PCIE\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_TX2RX, PCIE\_RX2TX, PCIE\_2OTHERHS, PCIE\_2OTHER.

Note: DisplayPort tables are on Page 113

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various electrical constraints like CPU\_PECT, PM\_SYNC, CPU\_COMP, CPU\_AGTL, CPU\_ITP, CPU\_VCCSENSE, etc.

PCIe SSD

DP

Apple Inc. logo and drawing information including title 'CPU Constraints', drawing number, revision, and page number '111 OF 121'.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED



### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

### XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2+1_SPACING	?

### DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?	DP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 37 46 64
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 37 46 64
LPC_45S	LPC_45S	LPC	LPCPLUS RESET L	18 46 64
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 46 64
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	17 37
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK	14 16 19 25 40 56
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA	14 16 19 25 40 56
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SMB_PCH_0_CLK	14 40
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SMB_PCH_0_DATA	14 40
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	11 32 37 40 43 44 64
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	11 32 37 40 43 44 64
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	12 61 65
HDA_45S	HDA_45S	HDA	HDA_BIT_CLK_R	12
HDA_SYNC	HDA_45S	HDA	HDA_SYNC	12 61 65
HDA_45S	HDA_45S	HDA	HDA_SYNC_R	12
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	12
HDA_45S	HDA_45S	HDA	HDA_RST_L	12 61 65
HDA_SDINO	HDA_45S	HDA	HDA_SDINO	12 61 65
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	12 61 65
HDA_45S	HDA_45S	HDA	HDA_SDOUT_R	12 17
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	13 38
CLK_SLOW_45S	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	37 38
SPT_CLK	SPT_45S	SPT	SPT_CLK_R	14 46
SPT_45S	SPT_45S	SPT	SPT_CLK	46
SPT_MOST	SPT_45S	SPT	SPT_MOST_R	14 46
SPT_45S	SPT_45S	SPT	SPT_MOST	46
SPT_MISO	SPT_45S	SPT	SPT_MISO	14 46
SPT_45S	SPT_45S	SPT	SPT_MISO_R	46
SPT_CS0	SPT_45S	SPT	SPT_CS0_R_L	14 46
SPT_45S	SPT_45S	SPT	SPT_CS0_L	46
SPT_45S	SPT_45S	SPT	SPT_SMC_CLK	37 46
SPT_45S	SPT_45S	SPT	SPT_SMC_MOST	37 46
SPT_45S	SPT_45S	SPT	SPT_SMC_MISO	37 46
SPT_45S	SPT_45S	SPT	SPT_SMC_CS_L	37 46
SPT_45S	SPT_45S	SPT	SPT_MLB_CLK	46
SPT_45S	SPT_45S	SPT	SPT_MLB_MOST	46
SPT_45S	SPT_45S	SPT	SPT_MLB_MISO	46
SPT_45S	SPT_45S	SPT	SPT_MLB_CS_L	46
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D P	29 64
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D N	29 64
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C P	14 29
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE AP R2D C N	14 29
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R P	14 29 64
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE AP D2R N	14 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP P	12 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP N	12 29 64
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D P<3..0>	25
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D N<3..0>	25
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C P<3..0>	14 25
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE TBT R2D C N<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R P<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R N<3..0>	14 25
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C P<3..0>	25
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE TBT D2R C N<3..0>	25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT P	12 25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT N	12 25
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	
XDP_TDI	ECH_45S	ECH_ITP	XDP_PCH_TDI	12 16 64
XDP_TDO	ECH_45S	ECH_ITP	XDP_PCH_TDO	12 16 64
XDP_TMS	ECH_45S	ECH_ITP	XDP_PCH_TMS	12 16 64
XDP_TCK	ECH_45S	ECH_ITP	XDP_PCH_TCK	12 16 64
PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D P	31 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D N	31 32
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C P	14 32
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE CAMERA R2D C N	14 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R P	14 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R N	14 32
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C P	31 32
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE CAMERA D2R C N	31 32
PCIE_CLK100M_CAMERA	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA P	12 32
PCIE_CLK100M_CAMERA	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA N	12 32
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C P	31 32
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C N	31 32

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1	
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	17
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	34 35
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X1	34

### PCH Constraints 2

Apple Inc.	DRAWING NUMBER	<SCH NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	113 OF 121	
	SHEET	69 OF 76	



Memory Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW\_ROUTE\_ON\_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM\_40S, MEM\_50S, MEM\_70D, MEM\_73D.

Spacing Rule Sets

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM\_DATA2SELF, MEM\_DATA2OTHERMEM, MEM\_DQS2OWNDATA, MEM\_CMD2CMD, MEM\_CMD2CTRL, MEM\_CTRL2CTRL, MEM\_CLK2CLK, MEM\_2OTHERMEM, MEM\_2PWR, MEM\_2GND, MEM\_2OTHER.

Memory to Power Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_PWR, MEM\_\*

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include MEM\_70D, MEM\_TERM, MEM\_73D, MEM\_40S, MEM\_TERM, MEM\_50S.

Memory to GND Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GND, MEM\_\*

Memory Bus Spacing Group Assignments

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DQS\_0 to MEM\_A\_DQS\_7, MEM\_B\_DQS\_0 to MEM\_B\_DQS\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_A\_DATA\_7, MEM\_B\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_\*, MEM\_\*

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_\*, MEM\_\*

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CMD, MEM\_CMD, MEM\_CTRL, MEM\_CTRL

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CLK, MEM\_CLK

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_\*, MEM\_\*

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_A\_DATA\_7, MEM\_B\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_A\_DATA\_7, MEM\_B\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_A\_DATA\_7, MEM\_B\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_A\_DATA\_7, MEM\_B\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CMD, MEM\_CTRL, MEM\_CLK

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CMD, MEM\_CTRL, MEM\_CLK

Memory Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, NET TYPE, PHYSICAL, SPACING. Rows include MEM\_A\_CLK0 to MEM\_A\_DQS7, MEM\_B\_CLK0 to MEM\_B\_DQS7.

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, NET TYPE, PHYSICAL, SPACING. Rows include MEM\_PWR, MEM\_PWR, MEM\_PWR, MEM\_PWR, MEM\_PWR.

Metadata block containing: SYNC MASTER=CONSTRAINTS, SYNC DATE=09/25/2012, Memory Constraints, Apple Inc., NOTICE OF PROPRIETARY PROPERTY, DRAWING NUMBER, REVISION, BRANCH, PAGE 114 OF 121, SHEET 70 OF 76.

### DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

#### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

#### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

### Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D N<1..0>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>
	DP_80D	DP_TX	DP A LSX ML P<1>
	DP_80D	DP_TX	DP A LSX ML N<1>
	TBTDP_80D	TBTDP_RX	TBT A D2R C P<1..0>
	TBTDP_80D	TBTDP_RX	TBT A D2R C N<1..0>
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R N<1>
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R N<0>
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
	DP_80D	DP_AUX	DP TBTPA AUXCH P
	DP_80D	DP_AUX	DP TBTPA AUXCH N
	DP_80D	DP_AUX	DP A AUXCH DDC P
	DP_80D	DP_AUX	DP A AUXCH DDC N
	TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC P
	TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC N
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C N<1..0>
	TBTDP_80D	TBTDP_TX	TBT B R2D P<1..0>
	TBTDP_80D	TBTDP_TX	TBT B R2D N<1..0>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>
	DP_80D	DP_TX	DP B LSX ML P<1>
	DP_80D	DP_TX	DP B LSX ML N<1>
	TBTDP_80D	TBTDP_RX	TBT B D2R C P<1..0>
	TBTDP_80D	TBTDP_RX	TBT B D2R C N<1..0>
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R P<1..0>
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R N<1..0>
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN
	DP_80D	DP_AUX	DP TBTPB AUXCH P
	DP_80D	DP_AUX	DP TBTPB AUXCH N
	DP_80D	DP_AUX	DP B AUXCH DDC P
	DP_80D	DP_AUX	DP B AUXCH DDC N
	TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC P
	TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

### Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

**Thunderbolt Constraints**

Apple Inc.

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 115 OF 121  
 SHEET: 71 OF 76



### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

### Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CS_L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
S2_MEM_PWR	S2_MEM_PWR		PP1V35_CAM
S2_MEM_PWR	S2_MEM_PWR		PP0V675_CAM_VREF
S2_MEM_PWR	S2_MEM_PWR		PP0V675_MEM_CAM_VREFCA
S2_MEM_PWR	S2_MEM_PWR		PP0V675_MEM_CAM_VREFDO

SYNC MASTER=J41 MLB		SYNC DATE=01/30/2013	
<b>Camera Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	116 OF 121
		SHEET	72 OF 76

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	37 40 60
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	37 40 60
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	37 40 61 65
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	37 40 61 65
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	36 37 40 44 64
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	37 40 48 50 64

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N	50
	2TO1_DIFFPAIR		CHGR_CSI_R_P	50
	2TO1_DIFFPAIR		CHGR_CSI_R_N	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N	50
	2TO1_DIFFPAIR		CHGR_CSO_R_P	43 50
	2TO1_DIFFPAIR		CHGR_CSO_R_N	43 50

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	117 OF 121
		SHEET	73 OF 76

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_MLBBOT_THMSNS_P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_MLBBOT_THMSNS_N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT_THMSNS_D3_P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT_THMSNS_D3_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS_D2_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS_D2_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_N
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_N
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_P
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR_ISNS1_P
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR_ISNS1_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS2_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS2_N
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR_ISNS1_P_R
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR_ISNS1_N_R
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISUM_R_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISUM_R_N
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_CPUDDR_P
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_CPUDDR_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P3V3S5_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P3V3S5_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3_S0_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3_S0_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_CAMERA_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_CAMERA_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P3V3_S0_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P3V3_S0_P
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_1V05_S0_P
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_1V05_S0_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_BMON_GAIN_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_BMON_GAIN_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V2_S3_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V2_S3_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PANEL_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PANEL_P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GAIN_N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GAIN_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INR_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INR_N
	1T01_DIFFPAIR	AUDIO	MAX98300_R_P
	1T01_DIFFPAIR	AUDIO	MAX98300_R_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_P
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_N
		SB_POWER	PP3V3_S5
		SB_POWER	PP3V3_S0
		GND	GND

SYNC MASTER=J41 MLB SYNC DATE=12/07/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 118 OF 121  
 SHEET: 74 OF 76

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
R134 SDDATA	SD_45SE		SDCONN_DATA<0..3>	33 34
R134 SDCLK	SD_45SE		SDCONN_CLK	33 34
R134	SD_45SE		SDCONN_WP	33 34
R134	SD_45SE		SDCONN_CMD	33 34
R134	SD_45SE		SDCONN_DETECT_L	33 34
R134	SD_45SE	SPT	SD_SPI_CLK	34
R134	SD_45SE	SPT	SD_SPI_CS_L	34
R134	SD_45SE	SPT	SD_SPI_MOSI	34
R134	SD_45SE	SPT	SD_SPI_MISO	34
R134 CLK_25M_45S			SDSCLK_CLK_25M_X1	
R134 CLK_25M_45S			SDCLK_CLK25M_X2_R	34 69

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
Project Specific Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	119 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	75 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

**Change List:**

```

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0
<RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1
<RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT
<RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

```

**Kismet:**

afp://kismet.apple.com/Kismet-Projects/J41-J43

**Useful Wiki Links:**

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>  
Schematic Design Wiki - [https://hmts.ecs.apple.com/wiki/index.php/Schematic\\_Design](https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design)

**MobileMac HW Radar:**


```

<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

```

**Other Info:**

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC MASTER=J41 MLB		SYNC DATE=07/03/2012	
PAGE TITLE			
<b>Reference</b>			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	121 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	76 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			