

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-05-09

SCHEM,MLB,KEPLER,2PHASE,D2

FSB,10/10/2012

Page	Contents	Sync	Date
1	Table of Contents	D2 KEPLER	01/13/2012
2	System Block Diagram	D2 KEPLER	01/13/2012
3	Power Block Diagram	D2 KEPLER	01/13/2012
4	Revision History	D2 KEPLER	01/13/2012
5	BOM Configuration	D2 KEPLER	01/13/2012
6	BOM Variants	D2 KEPLER	01/13/2012
7	Functional / ICT Test	D2 KEPLER	01/13/2012
8	Power Aliases	D2 KEPLER	01/13/2012
9	Signal Aliases	D2 KEPLER	01/13/2012
10	CPU DMI/PEG/FDI/RSVD	D2 KEPLER	01/13/2012
11	CPU CLOCK/MISC/JTAG	D2 KEPLER	01/13/2012
12	CPU DDR3 INTERFACES	D2 KEPLER	01/13/2012
13	CPU POWER	D2 KEPLER	01/13/2012
14	CPU POWER AND GND	D2 KEPLER	01/13/2012
15	CPU DECOUPLING-I	D2 SEAN	03/05/2012
16	CPU DECOUPLING-II	D2 SEAN	03/05/2012
17	PCH SATA/PCIe/CLK/LPC/SPI	D2 KEPLER	01/13/2012
18	PCH DMI/FDI/PM/Graphics	D2 KEPLER	01/13/2012
19	PCH PCI/USB/TP/RSVD	D2 KEPLER	01/13/2012
20	PCH GPIO/MISC/NCTF	D2 KEPLER	01/13/2012
21	PCH POWER	D2 CLEAN	03/19/2012
22	PCH GROUNDS	D2 KEPLER	01/13/2012
23	PCH DECOUPLING	D2 CLEAN	03/19/2012
24	CPU & PCH XDP	D2 KEPLER	01/13/2012
25	Chipset Support	D2 KEPLER	01/13/2012
26	USB HUB & MUX	D2 KEPLER	01/13/2012
27	CPU Memory S3 Support	D2 KEPLER	01/13/2012
28	DDR3 SDRAM Bank A (1 OF 2)	D2 KEPLER	01/13/2012
29	DDR3 SDRAM Bank A (2 OF 2)	D2 KEPLER	01/13/2012
30	DDR3 SDRAM Bank B (1 OF 2)	D2 KEPLER	01/13/2012
31	DDR3 SDRAM Bank B (2 OF 2)	D2 KEPLER	01/13/2012
32	DDR3 Termination	D2 KEPLER	01/13/2012
33	DDR3/FRAMEBUF VREF MARGINING	D2 KEPLER	01/13/2012
34	X29/ALS/CAMERA CONNECTOR	D2 KEPLER	01/13/2012
35	Thunderbolt Host (1 of 2)	D2 KEPLER	01/13/2012
36	Thunderbolt Host (2 of 2)	D2 KEPLER	01/13/2012
37	Thunderbolt Power Support	D2 KEPLER	01/13/2012
38	RIO CONNECTOR	D2 KEPLER	01/13/2012
39	SSD CONNECTOR	D2 KEPLER	01/13/2012
40	USB 3.0 CONNECTORS	D2 KEPLER	01/13/2012
41	SMC	D2 KEPLER	01/13/2012
42	SMC Support	D2 KEPLER	01/13/2012
43	LPC+SPI Debug Connector	D2 KEPLER	01/13/2012
44	SMBus Connections	D2 KEPLER	01/13/2012
45	Voltage & Load Side Current Sensing	D2 SEAN	03/05/2012


Page	Contents	Sync	Date
46	High Side and CPU/AXG Current Sensing	D2 SEAN	03/05/2012
47	Thermal Sensors	D2 SEAN	03/05/2012
48	Fan Connectors	D2 KEPLER	01/13/2012
49	KEYBOARD/TRACKPAD (1 OF 2)	D2 KEPLER	01/13/2012
50	KEYBOARD/TRACKPAD (2 OF 2)	D2 KEPLER	01/13/2012
51	DIGITAL ACCELEROMETER & GYRO	D2 KEPLER	01/13/2012
52	SPI ROM	D2 KEPLER	01/13/2012
53	AUDIO: CODEC/REGULATOR	D2 CARA	03/16/2012
54	AUDIO: HEADPHONE FILTER	D2 CARA	03/16/2012
55	AUDIO: IV SENSE	D2 CARA	03/16/2012
56	AUDIO: IV SENSE FILTER	D2 CARA	03/16/2012
57	AUDIO: SPEAKER AMP	D2 CARA	03/16/2012
58	AUDIO: JACK	D2 CARA	03/16/2012
59	AUDIO: JACK TRANSLATORS	D2 CARA	03/16/2012
60	DC-In & Battery Connectors	D2 KEPLER	01/13/2012
61	PBus Supply & Battery Charger	D2 KEPLER	01/13/2012
62	System Agent Supply	D2 KEPLER	01/13/2012
63	5V / 3.3V Power Supply	D2 KEPLER	01/13/2012
64	1V5R1V35V DDR3 SUPPLY	D2 KEPLER	01/13/2012
65	CPU IMVP7 & AXG VCore Regulator	D2 SEAN	03/05/2012
66	CPU IMVP7 & AXG VCore Output	D2 SEAN	03/05/2012
67	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	D2 KEPLER	01/13/2012
68	Misc Power Supplies	D2 KEPLER	01/13/2012
69	Power FETs	D2 KEPLER	01/13/2012
70	Power Control 1/ENABLE	D2 KEPLER	01/13/2012
71	KEPLER PCI-E	D2 KEPLER	01/13/2012
72	KEPLER CORE/FB POWER	D2 SEAN	03/05/2012
73	KEPLER FRAME BUFFER I/F	D2 SEAN	03/05/2012
74	1V05 GPU / 1V35 FB POWER SUPPLY	D2 SEAN	03/05/2012
75	GDDR5 Frame Buffer A	D2 SEAN	03/05/2012
76	GDDR5 Frame Buffer B	D2 SEAN	03/05/2012
77	KEPLER EDP/DP/GPIO	D2 SEAN	03/05/2012
78	KEPLER GPIOs,CLK & STRAPS	D2 SEAN	03/05/2012
79	KEPLER PEX PWR/GNDS	D2 SEAN	03/05/2012
80	GFX IMVP VCore Regulator	D2 SEAN	03/05/2012
81	eDP Display Connector	D2 KEPLER	01/13/2012
82	eDP Mux	D2 SEAN	03/05/2012
83	eDP Muxed Graphics Support	D2 SEAN	03/05/2012
84	Thunderbolt Connector A	D2 KEPLER	01/13/2012
85	Thunderbolt Connector B	D2 KEPLER	01/13/2012
86	LCD Backlight Driver (LP8545)	D2 KEPLER	01/13/2012
87	PCH VCCIO (1.05V) POWER SUPPLY	D2 KEPLER	01/13/2012
88	Power Sequencing EG/PCH S0	D2 KEPLER	01/13/2012
89	CPU Constraints	D2 KEPLER	01/13/2012
90	Memory Constraints	D2 KEPLER	01/13/2012


Page	Contents	Sync	Date
91	PCH Constraints 1	D2 KEPLER	01/13/2012
92	PCH Constraints 2	D2 KEPLER	01/13/2012
93	Thunderbolt Constraints	D2 KEPLER	01/13/2012
94	SMC Constraints	D2 KEPLER	01/13/2012
95	GPU (Kepler) CONSTRAINTS	D2 KEPLER	01/13/2012
96	Project Specific Constraints	D2 CLEAN	03/15/2012
97	PCB Rule Definitions	D2 KEPLER	01/13/2012
98	DEBUG SENSORS AND ADC	D2 SEAN	03/05/2012
99	SMC12 SENSORS EXTENDED	D2 KEPLER	01/13/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9589	1	SCHEM_MLB_KEPLER_2PHASE_D2	SCH	CRITICAL	
820-3332	1	PCBF_MLB_KEPLER_2PHASE_D2	PCB	CRITICAL	


DRAWING
TITLE=MLB
ABBREV=ABBREV
LAST MODIFIED=Wed May 9 13:50:52 2012

DRAWING TITLE		
SCHEM,MLB,KEPLER,2PHASE,D2		
	Apple Inc.	DRAWING NUMBER 051-9589
		REVISION 4.18.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
	PAGE 1 OF 132	SHEET 1 OF 99



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 99	
IV ALL RIGHTS RESERVED			

D2 POWER SYSTEM ARCHITECTURE



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	3 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Revision History			
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		4 OF 99	
IV ALL RIGHTS RESERVED			

BOM Variants (continued on CSA 6)

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various BOM variants and their configurations.

BOM Groups

Table with columns: BOM GROUP, BOM OPTIONS. Lists BOM groups and their associated options.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts and their specifications.

PD Parts

Bar Code Labels / EEEE #'s (continued on CSA 6)

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists bar code labels and their details.

Programmables

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable components.

DRAM VREF Configs

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM VREF configurations.

DRAM SPD Straps

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM SPD straps and their options.

DEVELOPMENT/BASE BOM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists development and base BOM items.

SMC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SMC components.

EFI ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EFI ROM components.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts and their details.

BOM Configuration summary box containing Apple Inc. logo, drawing number (051-9589), revision (4.18.0), and page information (5 OF 132 SHEETS).

BOM Variants (continued from CSA 5)

Bar Code Labels / EEEE #'s (continued from CSA 5)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3382	PCBA, 2.3G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DY41	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DY41, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3383	PCBA, 2.3G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DY42	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DY42, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3445	PCBA, 2.3G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DYJ5	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DYJ5, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3446	PCBA, 2.3G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DYJ6	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DYJ6, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2818	PCBA, 2.6G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRF0	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRF0, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2820	PCBA, 2.6G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDP	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDP, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2823	PCBA, 2.6G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRDT	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRDT, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2819	PCBA, 2.6G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDQ	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDQ, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3632	PCBA, 2.7G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0JD	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0JD, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3633	PCBA, 2.7G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0J3	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0J3, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3630	PCBA, 2.7G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0J4	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0J4, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3631	PCBA, 2.7G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0JC	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0JC, DEVEL_BOM, RAM_4G_ELPIDA_1600

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY41]	CRITICAL	EEEE:DY41
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY42]	CRITICAL	EEEE:DY42
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ5]	CRITICAL	EEEE:DYJ5
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ6]	CRITICAL	EEEE:DYJ6
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRF0]	CRITICAL	EEEE:DRF0
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDP]	CRITICAL	EEEE:DRDP
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDT]	CRITICAL	EEEE:DRDT
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDQ]	CRITICAL	EEEE:DRDQ
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JD]	CRITICAL	EEEE:F0JD
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J3]	CRITICAL	EEEE:F0J3
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J4]	CRITICAL	EEEE:F0J4
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JC]	CRITICAL	EEEE:F0JC

Elipda DQ'd
Keeping for PRQ

www.laptop-schematics.com

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
BOM Variants			
	DRAWING NUMBER		051-9589
	REVISION		4.18.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			6 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			6 OF 99
IV ALL RIGHTS RESERVED			

Functional Test Points

Table of Functional Test Points for various components including J3501 - airport, J5100 - lpc + spi, J3502 - ALS camera, J4400 - rio coax, J4410 - rio flex, J5050 - hall effect, J5650 - left fan, J5660 - right fan, and J5815 - kbd backlight.

Table of Functional Test Points for J6701 - audio flex, J6801 - 3-mic, J6802 - L speaker, J6803 - R speaker, J6900 - DC PWR, and J5713 - keyboard.

Table of Functional Test Points for J6950 - battery, J9000 - eDP, and NO_TEST=TRUE.


ICT Test Points

Table of ICT Test Points for CPU NO_TESTS, NC NO_TESTS, GPU NO_TESTS, Thunderbolt NO_TESTS, PCH ALIASES, and SMC BS ALERT L.


Table titled 'PLACEABLE BEAD-PROBES FOR TBT' listing test points like TBT B R2D C P<1>, TBT B R2D C P<0>, and TBT A D2R P<1> with their corresponding test methods.

Table titled 'NC NO_TESTS' listing various test points such as TP PCIE 5 D2RN, TP PCIE 5 D2RP, and TP PCIE 5 R2D CN.


Apple Inc. Functional / ICT Test header with fields for Drawing Number (051-9589), Revision (4.18.0), Page (7 OF 132), and Sheet (7 OF 99).



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
 PAGE TITLE: Power Aliases
 DRAWING NUMBER: 051-9589 SIZE: D
 REVISION: 4.18.0
 BRANCH:
 PAGE: 8 OF 132
 SHEET: 8 OF 99
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



Signal Aliases		Drawing Number	Size
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		Revision	4.18.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		Page	9 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		Sheet	9 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES MTL P12M 1/16W 1K 0402 SMD LP	R1031		EDP:YES
116S0090	1	RES MTL P12M 1/16W 10K 0402 SMD LP	R1031		EDP:NO

CFG [7] : PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY APTER xxRESETS 0 = WAIT FOR BIOS
 CFG [6:5] : PCIe BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] : eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] : PCIe x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] : PCIe x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD

Apple Inc.


DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 PAGE: 10 OF 132
 SHEET: 10 OF 99

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2


1

PAGE TITLE CPU CLOCK/MISC/JTAG	
Apple Inc.	DRAWING NUMBER 051-9589 SIZE D
REVISION 4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 11 OF 132	SHEET 11 OF 99




SYNC DATE=01/13/2012

CPU DDR3 INTERFACES		
Apple Inc.	DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 12 OF 132	SHEET 12 OF 99	



NOTE: Intel validation sense lines per doc 439028 rev1.0
HR_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
CPU POWER			
	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			13 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			13 OF 99
IV ALL RIGHTS RESERVED			




PAGE TITLE		CPU POWER AND GND	
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 132
		SHEET	14 OF 99

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 8x 270uF 6mOhm, 0x 470uF 4mOhm, 16x 22uF 0402, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near inductors on bottom side. Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side.




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402



PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING



DRAWING NUMBER		051-9589	SIZE	D
REVISION		4.18.0		
PAGE		16 OF 132		
SHEET		15 OF 99		


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

VAXG DECOUPLING

INTEL RECOMMENDATION: 2X 470UF 4MOHM, 2X 470UF 4MOHM (NOSTUFF), 6X 22UF 0805, 2X 22UF 0805 (NOSTUFF), 6X 10UF 0603, 2X 10UF 0603 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)
 APPLE IMPLEMENTATION: 0X 470UF 4MOHM, 3X 330UF 9MOHM, 6X 22UF 0603, 2X 22UF 0603 (NOSTUFF), 6X 10UF 0402, 2X 10UF 0402 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10Mohm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING

Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402


PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



DRAWING NUMBER		051-9589	SIZE	D
REVISION		4.18.0		
PAGE		17 OF 132		
SHEET		16 OF 99		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.

Unused clock terminations for FCIM Mode

PCH CLK96M DOT P	R1891	10K	1	2	5%	1/20W	MP	201
PCH CLK96M DOT N	R1892	10K	1	2	5%	1/20W	MP	201
PCH CLK100M SATA P	R1893	10K	1	2	5%	1/20W	MP	201
PCH CLK100M SATA N	R1894	10K	1	2	5%	1/20W	MP	201
PCIe CLK100M PCH P	R1895	10K	1	2	5%	1/20W	MP	201
PCIe CLK100M PCH N	R1896	10K	1	2	5%	1/20W	MP	201
PCH CLK14P3M REFCLK	R1897	10K	1	2	5%	1/20W	MP	201
PCH CLKIN GNDP1	R1870	10K	1	2	5%	1/20W	MP	201
PCH CLKIN GNDN1	R1871	10K	1	2	5%	1/20W	MP	201

Apple Inc. logo

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012


PAGE TITLE: PCH SATA/PCIe/CLK/LPC/SPI

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

PAGE: 18 OF 132

SHEET: 17 OF 99



PAGE TITLE		DRAWING NUMBER	
PCH DMI/FDI/PM/Graphics		051-9589	
Apple Inc.		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		18 OF 99	
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

D

D

C

C

B

B

A


A

OMIT_TABLE

NCX	TP	U1800 PANTHERPOINT	RSVD	AX	XNC
NCX	TP1	U1800 PANTHERPOINT	RSVD1	AX7	XNC
NCX	TP2	MOBILE	RSVD2	AX7	XNC
NCX	TP3	FCBGA	RSVD3	AU3	XNC
NCX	TP4	(5 OF 10)	RSVD4	BG4	XNC
NCX	TP5		RSVD5	AT10	XNC
NCX	TP6		RSVD6	BC8	XNC
NCX	TP7		RSVD7	AU2	XNC
NCX	TP8		RSVD8	AT4	XNC
NCX	TP9		RSVD9	AT3	XNC
NCX	TP10		RSVD10	AT1	XNC
NCX	TP11		RSVD11	AY3	XNC
NCX	TP12		RSVD12	AT5	XNC
NCX	TP13		RSVD13	AV3	XNC
NCX	TP14		RSVD14	AV1	XNC
NCX	TP15		RSVD15	BB1	XNC
NCX	TP16		RSVD16	BA3	XNC
NCX	TP17		RSVD17	BB5	XNC
NCX	TP18		RSVD18	BB3	XNC
NCX	TP19		RSVD19	BB7	XNC
NCX	TP20		RSVD20	BB8	XNC
NCX	TP21		RSVD21	BD4	XNC
NCX	TP22		RSVD22	BF6	XNC
NCX	TP23		RSVD23	AV5	XNC
NCX	TP24		RSVD24	AV10	XNC
			RSVD25	AT8	XNC
			RSVD26	AY5	XNC
			RSVD27	BA2	XNC
			RSVD28	AT12	XNC
			RSVD29	BF3	XNC

www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH PCI/USB/TP/RSVD

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 20 OF 132 SHEET: 19 OF 99

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.



D

D

C




C

B


B

A


A



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
		REVISION 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 21 OF 132	SHEET 20 OF 99



SYNC MASTER=D2 CLEAN		SYNC DATE=03/19/2012	
PCH POWER			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	21 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

D

C

C


B

B


A

A

SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PCH GROUNDS			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 132
		SHEET	22 OF 99



PAGE TITLE		SYNC DATE=03/19/2012	
PCH DECOUPLING			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	24 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CPU Micro2-XDP

PCH Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

(R2560-R2563)

Signal	Resistor	Value	Notes
XDP_BPM_L<4>	R2560	0	5% 1/20W MF 201
XDP_BPM_L<5>	R2561	0	5% 1/20W MF 201
XDP_BPM_L<6>	R2562	0	5% 1/20W MF 201
XDP_BPM_L<7>	R2563	0	5% 1/20W MF 201

(R2564-R2567)

Signal	Resistor	Value	Notes
CPU_CFG<12>	R2564	0	5% 1/20W MF 201
CPU_CFG<13>	R2565	0	5% 1/20W MF 201
CPU_CFG<14>	R2566	0	5% 1/20W MF 201
CPU_CFG<15>	R2567	0	5% 1/20W MF 201

XDP

Signal	Resistor	Value	Notes
CPU_PWRGD	R2500	1K	5% 1/20W MF 201
PM_PWRBTN_L	R2502	0	5% 1/20W MF 201
CPU_CFG<0>	R2501	1K	5% 1/20W MF 201
PM_PCH_SYS_PWROK	R2504	330	5% 1/20W MF 201

(R2520-R2537)

Signal	Resistor	Value	Notes
XDP_DA0 USB EXTA OC L	R2520	33	5% 1/20W MF 201
XDP_DA1 USB EXTB OC L	R2521	33	5% 1/20W MF 201
XDP_DA2 USB EXTC OC L	R2522	33	5% 1/20W MF 201
XDP_DA3 USB EXTD OC L	R2523	33	5% 1/20W MF 201
XDP_DB0 USB EXTB OC EHCI L	R2524	33	5% 1/20W MF 201
XDP_DB1 USB EXTD OC EHCI L	R2525	33	5% 1/20W MF 201
XDP_DB2 AP_PWR_EN	R2526	33	5% 1/20W MF 201
XDP_DB3 SDCONN_STATE_CHANGE	R2527	33	5% 1/20W MF 201
XDP_FC0	R2528	33	5% 1/20W MF 201
XDP_FC1	R2529	33	5% 1/20W MF 201
XDP_DC0 ISOLATE_CPU_MEM_L	R2530	33	5% 1/20W MF 201
XDP_DC1 MXM_GOOD	R2531	33	5% 1/20W MF 201
XDP_DC2 DP_AUXCH_ISOL	R2532	33	5% 1/20W MF 201
XDP_DC3 SATARDRV_EN	R2533	33	5% 1/20W MF 201
XDP_DD0 DP_GPU_TBT_SEL	R2534	33	5% 1/20W MF 201
XDP_DD1 JTAG_ISP_TCK	R2535	33	5% 1/20W MF 201
XDP_DD2 AUD_IPHS_SWITCH_EN	R2536	33	5% 1/20W MF 201
XDP_DD3 ENET_LOW_PWR	R2537	33	5% 1/20W MF 201

PCH/XDP Signal Isolation Notes:
 - Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
 Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
 - For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2500 and path to non-XDP signal destination.

XDP

Signal	Resistor	Value	Notes
ALL_SYS_PWRGD	R2584	1K	5% 1/20W MF 201
PM_PWRBTN_L	R2585	0	5% 1/20W MF 201

XDP

Signal	Resistor	Value	Notes
XDP_CPU_TDO	R2510	51	5% 1/20W MF 201
XDP_CPU_TDI	R2511	51	5% 1/20W MF 201
XDP_CPU_TMS	R2512	51	5% 1/20W MF 201
XDP_CPU_TCK	R2513	51	5% 1/20W MF 201
XDP_CPU_TRST_L	R2514	51	5% 1/20W MF 201

XDP

Signal	Resistor	Value	Notes
ITPCLK/HOOK4	R2515	0	5% 1/20W MF 201
ITPCLK/HOOK5	R2516	0	5% 1/20W MF 201
CPU_RESET_L	R2505	1K	5% 1/20W MF 201

PCH SIGNALS

Signal	Resistor	Value	Notes
XDP_DA0 PCH_GPIO59 USB_EXTA_OC_L	R2590	0	5% 1/20W MF 201
XDP_DA1 PCH_GPIO40 USB_EXTB_OC_L	R2591	0	5% 1/20W MF 201
XDP_DB2 PCH_GPIO10 AP_PWR_EN	R2596	0	5% 1/20W MF 201
XDP_DB3 PCH_GPIO14 SDCONN_STATE_CHANGE	R2597	0	5% 1/20W MF 201
XDP_DC3 PCH_GPIO19 SATARDRV_EN	R2573	0	5% 1/20W MF 201
XDP_DC0 PCH_GPIO28 ISOLATE_CPU_MEM_L	R2570	0	5% 1/20W MF 201
XDP_DC2 PCH_GPIO21 DP_AUXCH_ISOL	R2572	0	5% 1/20W MF 201
XDP_FC1 PCH_GPIO0	R2574	1K	5% 1/20W MF 201

Non-XDP Signals

Signal	Resistor	Value	Notes
USB_EXTA_OC_L	R2590	0	5% 1/20W MF 201
USB_EXTB_OC_L	R2591	0	5% 1/20W MF 201
AP_PWR_EN	R2596	0	5% 1/20W MF 201
SDCONN_STATE_CHANGE	R2597	0	5% 1/20W MF 201
SATARDRV_EN	R2573	0	5% 1/20W MF 201
ISOLATE_CPU_MEM_L	R2570	0	5% 1/20W MF 201
DP_AUXCH_ISOL	R2572	0	5% 1/20W MF 201
TBT_CIO_PLUG_EVENT_ISOL	R2574	1K	5% 1/20W MF 201


XDP

Signal	Resistor	Value	Notes
XDP_PCH_TDO	R2550	51	5% 1/20W MF 201
XDP_PCH_TDI	R2551	51	5% 1/20W MF 201
XDP_PCH_TMS	R2552	51	5% 1/20W MF 201
XDP_PCH_TCK	R2556	51	5% 1/20W MF 201


1K series R on PCH Support Page

SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	051-9589
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	25 OF 132
		SHEET	24 OF 99


GPIO Glitch Prevention




PCH Reset Button




Platform Reset Connections




SDCONN_STATE_CHANGE ISOLATION



LPC 33MHz Clock Series Termination




System RTC Power Source & 32kHz / 25MHz Clock Generator



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
Chipset Support			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	26 OF 132
		SHEET	25 OF 99

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE_DEVICE_REGISTER_09H

BOM TABLE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

15" MBP ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 MBP OG ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




15" MBP USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 MBP OG USES 197S0284 FOR Y2700 TO SAVE COST

TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721



USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 132
		SHEET	26 OF 99


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0365	1	RES MEL FILM 1/16W 33 2K 1 0402 SMD LF	R2821		PPDDR:1V5
114S0376	1	RES MEL FILM 1/16W 43 2K 1 0402 SMD LF	R2821		PPDDR:1V35

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.



$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$
 $MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$
 $MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3






Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	0	1	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1



(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
CPU Memory S3 Support
 Apple Inc.
 DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 28 OF 132
 SHEET: 27 OF 99




SYNC MASTER=D2 KRPLER
PAGE TITLE
DDR3 SDRAM Bank A (1 OF 2)
Apple Inc.
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
BRANCH: D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
PAGE: 29 OF 132
SHEET: 28 OF 99





PAGE TITLE		SYNC DATE=01/13/2012	
DDR3 SDRAM Bank A (2 OF 2)		DRAWING NUMBER	051-9589
		REVISION	4.18.0
		PAGE	30 OF 132
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	30 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	29 OF 99
I DO NOT REPRODUCE OR COPY IT			
I DO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)



PAGE TITLE		SYNC DATE=01/13/2012	
DDR3 SDRAM Bank B (1 OF 2)		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	31 OF 132
		SHEET	30 OF 99



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE 32 OF 132

SHEET 31 OF 99



JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

www.laptop-schematic.com

www.laptop-schematic.com

MEM Clock Termination

Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE DDR3 Termination			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
		REVISION 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 33 OF 132	SHEET 32 OF 99

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

D
C
B
A


D
C
B
A

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.000V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+6.0uA - -6.0uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 34 OF 132
 SHEET: 33 OF 99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	4	0.6NH +/- 0.1NH - 0.85A	L3570 L3571 L3573 L3574		

3V S3 WLAN FET	
MOSFET	DMP2018LFK
CHANNEL	P TYPE
RDS(ON) @ 2.5V	14 mOhm Typ 20 mOhm Max
LOADING	1 A (EDP)




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
51880767	1	0.6NH +/- 0.1NH - 0.85A	J3502	CRITICAL	



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE: X29/ALS/CAMERA CONNECTOR

Apple Inc.	DRAWING NUMBER: 051-9589	SIZE: D
	REVISION: 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE: 35 OF 132	SHEET: 34 OF 99




Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 PAGE: 36 OF 132
 SHEET: 35 OF 99

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE Thunderbolt Host (2 of 2)			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 132		SHEET 36 OF 99	

Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - =PP3V3_TBTLC_FET (3.3V FET Output)
 - =PP3V3_S0_TBTMRCCTL
 - =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
 - =PP1V05_TBTLC_FET (1.05V FET Output)

Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.

Thunderbolt 15V Boost Regulator

D

C

B


A

D

C

B

A



SI8409DB:
 Vds(max): -30V
 Vgs(max): +/-12V
 Vgs(th): -1.4V
 Rds(on): 46mOhm @ 4.5V Vgs
 Id(max): 3.7A @ 70C

CRITICAL
 TBTBST:Y
 L3895
 3.3UH-6.5A

=PP15V TBT REG **
 Vout = 15.47V
 Max Current = 2A?
 Freq = 300KHz

UVLO(falling) = 1.22 * (R1 + R2) / R2
 UVLO(rising) = UVLO(falling) + (2uA * R1)
 UVLO = 4.55V (falling), 4.95 (rising)

Vout = 1.6V * (1 + Ra / Rb)

Supervisor & CLKREQ# Isolation

TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.

3.3V TBT "LC" Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.3 mOhm Typ 24 mOhm Max

1.05V TBT "CIO" Switch

Part	TPS22924C
Type	Load Switch
R(on)	20.3 mOhm Typ 28.6 mOhm Max

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ 11.5 mOhm Max

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Thunderbolt Power Support

Apple Inc.

051-9589 D


4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED


38 OF 132

37 OF 99

www.laptop-schematics.com




SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
RIO CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	44 OF 132
		SHEET	38 OF 99




PCIE/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SSD CONNECTOR			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 132
		SHEET	39 OF 99
		SIZE	D



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE: USB 3.0 CONNECTORS			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 99	
IV ALL RIGHTS RESERVED			


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		41 OF 99	
IV ALL RIGHTS RESERVED			


SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"




SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHZ

Hall Effect pads


APN: 998-3029
OMIT TABLE
J5050
HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5050	CRITICAL	

HDMI HPD ESD PROTECTION


Inversion now taking place on R10




BATLOW# ISOLATION



SMC12 PECCI SUPPORT



SMC12 SPI SUPPORT



SMC PIN	RESISTOR VALUE	RESISTOR PART NUMBER	RESISTOR VALUE	RESISTOR PART NUMBER	RESISTOR VALUE	RESISTOR PART NUMBER
SMC OOB1 TX L	100K	R5068	100K	R5069	100K	R5070
SMC PME S4 DARK L	100K	R5071	100K	R5072	10K	R5073
SMC ONOFF L	10K	R5074	10K	R5075	10K	R5076
G3 POWERON L	10K	R5077	10K	R5078	10K	R5079
SMC LID	100K	R5080	10K	R5081	10K	R5082
SMC TX L	10K	R5083	10K	R5084	10K	R5085
SMC RX L	10K	R5086	10K	R5087	10K	R5088
SMC DEBUGPRT TX L	10K	R5089	10K	R5090	10K	R5091
SMC DEBUGPRT RX L	10K	R5092	10K	R5093	10K	R5094
SMC TMS	10K	R5095	10K	R5096	10K	R5097
SMC TDO	10K	R5098	10K	R5099	10K	R5100
SMC TDI	10K	R5101	10K	R5102	10K	R5103
SMC TCK	10K	R5104	10K	R5105	10K	R5106
SMC BC ACOK	470K	R5107	10K	R5108	10K	R5109
SMC S5 PWRGD VIN	100K	R5110	10K	R5111	10K	R5112
SMC INT L	10K	R5113	10K	R5114	10K	R5115
CPU THRMTRIP 3V3	100K	R5116	10K	R5117	10K	R5118
SPI DESCRIPTOR OVERRIDE L	10K	R5119	10K	R5120	10K	R5121

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012


SMC Support

Apple Inc.


DRAWING NUMBER: 051-9589
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 50 OF 132
SHEET: 42 OF 99




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
LPC+SPI Debug Connector			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 51 OF 132
			SHEET 43 OF 99




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	52 OF 132
		SHEET	44 OF 99

SMLink 1 is slave port to access PCH & CPU via PECl.


PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




GFX Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter



DDR3 1.5V DRAM ONLY CURRENT SENSE / FILTER



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	1	RES WEL FILAM 100K 5 1/16W 0402 500 LP	C5327		SENSOR NONPROD N
11780008	1	RES MF 1/20W 100K 0805 5 0201 080	C5304		SENSOR NONPROD N

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

Voltage & Load Side Current Sensing

Apple Inc.

DRAWING NUMBER: 051-9589 D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 53 OF 132

SHEET: 45 OF 99


COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHER High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter



CPU VCore Load Side Current Sense / Filter



GFX/IG VCore Load Side Current Sense / Filter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	2	RES NET 151M 100K 5 1/16W 0402 500 LF	C5451 C5461		SENSOR_NONPROD N

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

High Side and CPU/AXG Current Sensing

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 54 OF 132 SHEET: 46 OF 99

GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK

Placement note:
PLACE Q5501 ON TOP SIDE
CLOSE TO THE LEFT FIN STACK




Write Address: 0x98
Read Address: 0x99



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY

Placement note:
PLACE Q5506 ON TOP SIDE NEAR DDR3




Write Address: 0x98
Read Address: 0x99

Placement note:
PLACE Q5502 ON TOP SIDE
CLOSE TO BOARD EDGE

Placement note:
PLACE Q5504 ON TOP SIDE UNDER PCH



X29 PROXIMITY



Placement note:
PLACE U5523 ON BOTTOM NEAR X29 CONN

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
Thermal Sensors			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		55 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 99	
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE Fan Connectors			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 56 OF 132	
		SHEET 48 OF 99	



PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	80UA		0.204 V	16.32E-6 W
	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector

IPD Flex Connector



WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

BOM Options available to CSA 5

TPAD_5V:SW_S4	Original implementation off PP5V_S4
TPAD_5V:LDO_S4	PP5V_S5 LDO power in S4 only
TPAD_5V:LDO_S5	PP5V_S5 LDO power


BOM GROUP	BOM OPTIONS
TPAD_5V:SW_S4	TPAD_5V_SW_S4
TPAD_5V:LDO_S4	TPAD_5V_FET, TPAD_5V_LDO
TPAD_5V:LDO_S5	TPAD_5V_NO_FET, TPAD_5V_LDO

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE: KEYBOARD/TRACKPAD (1 OF 2)

Apple Inc.	DRAWING NUMBER: 051-9589	SIZE: D
	REVISION: 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE: 57 OF 132	SHEET: 49 OF 99


www.laptop-schematics.com

www.laptop-schematics.com



Keyboard Backlight Driver & Detection

To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35381612	2	IC 80/80 COVER BOARD WITH LED DRIVE SUPP	U5850 U5860	CRITICAL	

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

KEYBOARD/TRACKPAD (2 OF 2)


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 58 OF 132
 SHEET: 50 OF 99




Desired orientation when placed on board bottom-side (view thru top):



Circle indicates pin 1 location when placed in correct orientation

SMS_ADDR_SELECT=0 Addr: 0x30(Wr)/0x31(Rd)
 SMS_ADDR_SELECT=1 Addr: 0x32(Wr)/0x33(Rd)
 NOTE: SDA and SCL have internal pull-ups to VDD_IO.




GYRO

(WRITE: 0XD0 READ: 0XD1)

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
DIGITAL ACCELEROMETER & GYRO			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
59 OF 132		51 OF 99	

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SPI ROM			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		61 OF 132	
BRANCH		SHEET	
		52 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

D

C

C


B

B

A


A

AUDIO CODEC
APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

NOTES ON CODEC I/O
DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS




PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

PAGE TITLE		SYNC DATE=03/16/2012	
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	53 OF 99
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

www.laptop-schematics.com

www.laptop-schematics.com

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER




SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		63 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		54 OF 99	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: IV SENSE			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		64 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 99	
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
AUDIO: IV SENSE FILTER			
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		56 OF 99	
IV ALL RIGHTS RESERVED			

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: SPEAKER AMP			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 132
		SHEET	57 OF 99



D
C
B
A

D
C
B
A

I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO: JACK		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 132		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 99		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	N/A	OX09 (B)
TWEETERS	OX04 (4)	N/A	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	OX06 (6)	OX0E (D,E)	3V3	N/A
DMIC2	OX05 (5)	OX12 (12,C)	3V3	OX0C (12,C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE	SATA4GP/GPIO 16	GPIO 5
MIKEY INTERRUPT	PIRQ H	GPIO 3
PERIPHERAL DETECT	PIRQ F	



AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	0	1	0
AUD_J1_TTYPEDET_L	1	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35383452	35381286		U6800	WAXIN AHD TO MICROCHIP

NOM R6892-C6860 FC = 106Hz
 SSM6N15FE Vth = 0.8V to 1.5V
 SSM6N15FE IGSS = +/-1uA
 FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)

SYNC MASTER=D2 CARA SYNC DATE=03/16/2012

AUDIO: JACK TRANSLATORS

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 68 OF 132 SHEET: 59 OF 99

苹果笔记本维修交流群群号：325742634


TDM LEVEL SHIFT

LAYOUT NOTE:
Q0220 NEEDS 10 SQ CM
OF 1 OZ CU FOR THERMAL

MagSafe DC Power Jack

CRITICAL
F6905
6AMP-32V-0.0095OHM

CRITICAL
J6900
WTB-PWR-M82
M-RT-SM



1-Wire OverVoltage Protection
The chassis ground will otherwise float and can send transients onto ADAPTER SENSE when AC is connected



Q6910
SIS419DU
POWERPAK

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg


D6910
GDZT2R6.8
6.8V Zener

BATTERY CONNECTOR



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




Vout = 3.425V
100MA MAX OUTPUT
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$


苹果笔记本维修交流群群号：325742634

DC-In & Battery Connectors		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE	69 OF 132	
		SHEET	60 OF 99		



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	70 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com




OCP = R7141 x 8.5uA / R7140
OCP = 8.5A

INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

fb = (R7151+R7152)/R7152 = 1.349 and Vref = 0.5;
 VID1=1, VIC0=1:
 Vout<1,1> = Vref x fb;
 VID1=0, VID0=1:
 Vout<0,1> = Vref x (1+R7147 / (R7148 + R7149)) x fb
 VID1=1, VID0=0
 Vout<1,0> = Vref x (1+ (R7147 + R7148) / R7149)) x fb
 VID1=0, VID0=0
 Vout<0,0> = Vref x (1+ (R7147 / (R7148 + R7149 // R7150)) x fb


SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
System Agent Supply			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		4.18.0	
		PAGE	
		72 OF 132	
		SHEET	
		63 OF 99	

DDR3 (1V5R1V35 S3) REGULATOR

www.laptop-schematics.com



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0343	1	880 HTL FILM 1/16W 20 0K 1 0402 SMD LP	R7315		PPDDR:1V5
114S0342	1	880 HTL FILM 1/16W 10 0K 1 0402 SMD LP	R7315		PPDDR:1V35
114S0411	1	880 HTL FILM 1/16W 100K 1 0402 SMD LP	R7316		PPDDR:1V5
114S0389	1	880 HTL FILM 1/16W 57 0K 1 0402 SMD LP	R7316		PPDDR:1V35

SYMC MASTER-001 KEPLER SYMC DATE=01/13/2015


PAGE TITLE: 1V5R1V35V DDR3 SUPPLY

Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 73 OF 132 SHEET: 64 OF 99



SYMC MASTER-001-0000		SYMC DATE=13/05/2013	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
74 OF 132		65 OF 99	




CPU IMV7 & AXG VCore Output		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 132		
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 99		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED			

CPU VCCIO (1V0R1V05 S0) REGULATOR


www.laptop-schematics.com

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0260	2	RES MET FILM 1/16W 3.74K 3.0403 080 LP	R7605,R7645		PPCPUVCCIO:SNB
114S0264	2	RES MET FILM 1/16W 3.01K 3.0403 080 LP	R7605,R7645		PPCPUVCCIO:IVB




SYMC MASTER=00 KEPLER		SYMC DATE=01/13/2015	
PAGE TITLE			
CPU VCCIO (1V0R1V05 S0) POWER SUPPLY			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			76 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			67 OF 99
IV ALL RIGHTS RESERVED			


1.8V S0 Regulator




1.05V SUS LDO




1.5V S0 Regulator



1.5V S0 LDO (RIO)



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		77 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		68 OF 99	



3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

5V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V S0 GPU MISC FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5A (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

3.3V S0 GPU FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE: Power FETs


Apple Inc.	DRAWING NUMBER: 051-9589	SIZE: D
	REVISION: 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE: 78 OF 132	
	SHEET: 69 OF 99	

S5 Rail Enables & PGOOD

Mobile System Power State Table

State	SMC ADAPTER EN	SMC PM Q2 ENABLE	SMC S4 WAKESRC EN	PM SUS EN	PM SLP S5 L	PM SLP S4 L	PM SLP S3 L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (dS4AC)	1	1	1	0	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0	0
Deep Sleep (dS5AC)	1	1	0	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	Loggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	0	0	0	0	0	0	0

5V, 3.3V, DDR S3 ENABLE



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480315	1	RES WTL P10K 1/16W 10K 1 0402 SMD LP	R7971		PPDDR:1V5
11480323	1	RES WTL P10K 1/16W 10K 1 0402 SMD LP	R7971		PPDDR:1V35

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
 PAGE TITLE
Power Control 1/ENABLE
 Apple Inc.
 DRAWING NUMBER: 051-9589 SIZE: D
 REVISION: 4.18.0
 BRANCH:
 PAGE: 79 OF 132
 SHEET: 70 OF 99
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page
PP3V3_GPU_VDD33


Signal aliases required by this page
(NONE)

ROM options provided by this page
(NONE)

89	88	71	PEG R2D C P<0>	C8020	0.22UF	1	2	PEG R2D P<0>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<0>	C8021	0.22UF	1	2	PEG R2D N<0>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C P<1>	C8022	0.22UF	1	2	PEG R2D P<1>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<1>	C8023	0.22UF	1	2	PEG R2D N<1>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C P<2>	C8024	0.22UF	1	2	PEG R2D P<2>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<2>	C8025	0.22UF	1	2	PEG R2D N<2>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C P<3>	C8026	0.22UF	1	2	PEG R2D P<3>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<3>	C8027	0.22UF	1	2	PEG R2D N<3>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C P<4>	C8028	0.22UF	1	2	PEG R2D P<4>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<4>	C8029	0.22UF	1	2	PEG R2D N<4>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C P<5>	C8030	0.22UF	1	2	PEG R2D P<5>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<5>	C8031	0.22UF	1	2	PEG R2D N<5>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C P<6>	C8032	0.22UF	1	2	PEG R2D P<6>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<6>	C8033	0.22UF	1	2	PEG R2D N<6>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C P<7>	C8034	0.22UF	1	2	PEG R2D P<7>	71 88 89
GND_VOID=TRUE									
89	88	71	PEG R2D C N<7>	C8035	0.22UF	1	2	PEG R2D N<7>	71 88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<0>	C8055	0.22UF	1	2	PEG D2R P<0>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<0>	C8056	0.22UF	1	2	PEG D2R N<0>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<1>	C8057	0.22UF	1	2	PEG D2R P<1>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<1>	C8058	0.22UF	1	2	PEG D2R N<1>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<2>	C8059	0.22UF	1	2	PEG D2R P<2>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<2>	C8060	0.22UF	1	2	PEG D2R N<2>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<3>	C8061	0.22UF	1	2	PEG D2R P<3>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<3>	C8062	0.22UF	1	2	PEG D2R N<3>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<4>	C8063	0.22UF	1	2	PEG D2R P<4>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<4>	C8064	0.22UF	1	2	PEG D2R N<4>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<5>	C8065	0.22UF	1	2	PEG D2R P<5>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<5>	C8066	0.22UF	1	2	PEG D2R N<5>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<6>	C8067	0.22UF	1	2	PEG D2R P<6>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<6>	C8068	0.22UF	1	2	PEG D2R N<6>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C P<7>	C8069	0.22UF	1	2	PEG D2R P<7>	88 89
GND_VOID=TRUE									
89	71	88	PEG D2R C N<7>	C8070	0.22UF	1	2	PEG D2R N<7>	88 89
GND_VOID=TRUE									

OMIT_TABLE

U8000 NV-GK107 BGA (1 OF 10)




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
KEPLER PCI-E			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9589	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4.18.0	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		80 OF 132	
		SHEET	
		71 OF 99	

Power aliases required by this page
 PPVCORE_GPU
 PPV35_GPU_FBVDDQ

Signal aliases required by this page
 (NONE)

BOM options provided by this page
 (NONE)




NOTE: AT LEAST 2 GND VIAS & 2 POWER VIAS PER CAP

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
KEPLER CORE/FB POWER			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	81 OF 132
		SHEET	72 OF 99

Power aliases required by this page
 PPIV05_GPU_S0_FB
 PPIV05_GPU_FB_PLL_AVDD

Signal aliases required by this page
 (NONE)

BOM options provided by this page
 (NONE)





SYNC MASTER=D2_SEAN SYNC DATE=03/05/2012
 PAGE TITLE

KEPLER FRAME BUFFER I/F

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D
 REVISION: 4.18.0
 BRANCH: 82 OF 132 SHEET: 73 OF 99

















NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
1V05 GPU / 1V35 FB POWER SUPPLY		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	83 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes















Power aliases required by this page
Signal aliases required by this page
BOM options provided by this page




Apple Inc. GDDR5 Frame Buffer A
Drawing Number: 051-9589
Revision: 4.18.0
Page: 84 OF 132
Sheet: 75 OF 99

Page Notes

Power aliases required by this page
Signal aliases required by this page
BOM options provided by this page



Apple Inc. GDDR5 Frame Buffer B
Drawing Number: 051-9589
Revision: 4.18.0
Page: 85 OF 132
Sheet: 76 OF 99



Page Notes

Power aliases required by this page:
 PP3V3 GPU IFPB IOVDD
 PP1V05 GPU IFPCD IOVDD
 PP1V05 GPU IFPEF IOVDD
 PP1V05 GPU IFFAB PLLVDD
 PP3V3 GPU IFFX PLLVDD



Signal aliases required by this page:
 (NONE)

SNW options provided by this page:
 J31 YES
 G2 YES

OMIT_TABLE

U8000 NV-GK107 BGA (6 OF 10)






P6	GPU GPIO 0	78
M3	GPU GPIO 1	78
L6	GPU GPIO 2	78
P5	GPU GPIO 3	78
P7	GPU GPIO 4	78
L7	GPU GPIO 5	78
M7	GPU GPIO 6	78
N8	GPU GPIO 7	78
M1	GPU GPIO 8	78
M2	GPU GPIO 9	78
L1	GPU GPIO 10	78
M5	GPU GPIO 11	78
N3	GPU GPIO 12	78
M4	GPU GPIO 13	78
N4	GPU GPIO 14	78
P2	GPU GPIO 15	78
R8	GPU GPIO 16	78
M6	GPU GPIO 17	78
R1	GPU GPIO 18	78
P3	GPU GPIO 19	78
P4	GPU GPIO 20	78
P1	GPU GPIO 21	78
AM10	GPU JTAG TCK	78
AM11	GPU JTAG TDI	78
AP12	GPU JTAG TDO	78
AP11	GPU JTAG TMS	78
AN11	GPU JTAG TRST L	78
K3	GPU TDIODE P	47 96
K4	GPU TDIODE N	47 96



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012
 PAGE TITLE: KEPLER EDP/DP/GPIO

Apple Inc.
 DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 BRANCH: 86 OF 132
 SHEET: 77 OF 99


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880013	1	RES 5 10KOHM 0201	R8711		FB 2G HYNIX M DIE
11880414	1	RES 5 10KOHM 0201	R8711		FB 2G HYNIX M DIE
11880230	1	RES 5 10KOHM 1.1/20W 0201	R8711		FB 2G HYNIX A DIE

Straps for GK107. GF108 support has been removed.

Die Rev	Strap
D-DIE	0x1
M-DIE	0x0
A-DIE	0x4



STRAP NOTES:
CURRENTLY STUFFED FOR GF108a/GK107-GTX
STUFF R8704 FOR THICK DIE
STUFF R8705 FOR THIN DIE



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

KEPLER GPIOs, CLK & STRAPS

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0







NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 87 OF 132 SHEET: 78 OF 99



Power aliases required by this page
 PP3V3 GPU VDD3
 PP3V05 GPU PEX IOVDD
 PP3V05 GPU PEX PLLVDD

Signal aliases required by this page
 (NONE)

MM options provided by this page
 (NONE)




SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
KEPLER PEX PWR/GNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		88 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		79 OF 99	
IV ALL RIGHTS RESERVED			




SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
GFX IMVP VCore Regulator			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		89 OF 132	
SHEET		80 OF 99	

LCD PANEL INTERFACE (eDP)

CRITICAL
J9000
20525-130E-01
F-RT-SM



LCD Panel HPD & AUX strapping



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
eDP Display Connector			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	90 OF 132		SHEET
	81 OF 99		

D

D

C


C

B


B

A



A




CONNECT I2C TO LCD BKLT IC




J9100 1909782





DPMUX UC PULL-UPS




HDMI HPD INVERSION & ISOLATION



CA_DET ISOLATION



DPMUX UC PULL-DOWNS



Apple Inc. eDP Mux

051-9589 D


4.18.0

91 OF 132

82 OF 99

DP A & DP B AUX MUX

DP A & DP B DDC MUX



MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

eDP Muxed Graphics Support

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 92 OF 132 SHEET: 83 OF 99

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES WTL FILM 1/20W 17 RK 1 0201 SMD LF	R9410,R9413		TBTHV:P12V
118S0145	2	RES WTL FILM 1/20W 17 RK 1 0201 SMD LF	R9411,R9414		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Thunderbolt Connector A		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	84 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES MTL FILM 1/20W 17 8K 1 0201 SMD LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES MTL FILM 1/20W 17 8K 1 0201 SMD LF	R9611,R9614		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector B

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Thunderbolt Connector B

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 96 OF 132 SHEET: 85 OF 99


PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

CRITICAL
Q9706
FDC638APZ_SBMS001
SSOT6-HF

PPBUS_SW LCDBKLT PWR
MIN LINE WIDTH=0.4mm
MIN NECK WIDTH=0.25mm
VOLTAGE=12.6V
THERE IS A SENSE RESISTOR BETWEEN
PPBUS_SW_LCDBKLT_PWR
AND PPBUS_SW_BKL
ON THE SENSOR PAGE

NEED VALUE CHANGES FOR 55V AND 96 LEDS !!!



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	6	880 00MM 0402	88717 88718 88719 88720 88721		D BKL PRD0


SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE: LCD Backlight Driver (LP8545)

Apple Inc.
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 97 OF 132
SHEET: 86 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PCH VCCIO (1.05V S0) REGULATOR


www.laptop-schematics.com



SYMC MASTER=00 KEPLER		SYMC DATE=01/13/2015	
PAGE TITLE			
PCH VCCIO (1.05V) POWER SUPPLY			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			98 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			87 OF 99
IV ALL RIGHTS RESERVED			


GPU Rail Sequencing

KEPLER GPU REQUIRES RAILS TO COME UP in the following order:
 1) GPU 3.3V
 2) I/FX IOVDD 1.8V
 3) GPUVCORE
 4) FBVDDQ/GDDR5 1.35V
 5) PERVDD/Q OR I/FY IOVDD 1.05V




NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS

EXT GPU PWRGD Pullup



NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.
 NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX


Unused PGOOD signal



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



PLACE R9910 - R9917 CLOSE TO U8000

PCIE TEST STRUCTURES (FOR LAB USE)

PLACE R9920 - R9927 CLOSE TO U1000

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Sequencing EG/PCH S0			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		99 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		88 OF 99	
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RXX	*	=4X_DIELECTRIC	?
PEG_TXTX	*	=4X_DIELECTRIC	?
PEG_TXXR	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RXXR
PEG_R2D	PEG_R2D	*	PEG_TXTX
PEG_D2R	PEG_R2D	*	PEG_TXXR

CPU Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	NET TYPE	SPACING
DMI_S2N	PCIE_85D	PCIE	DMI_S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI_S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA N<7:0>
FDI_FSYNC	CHU_50S	CHU_AGTL	FDI_FSYNC<1..0>
FDI_LSVNC	CHU_50S	CHU_AGTL	FDI_LSVNC<1..0>
FDI_INT	CHU_50S	CHU_AGTL	FDI_INT
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU N
DP_INT_IG_ML	DE_85D	DISPLAYDET	DP_INT_IG_ML P<3:0>
DP_INT_IG_ML	DE_85D	DISPLAYDET	DP_INT_IG_ML N<3:0>
DP_INT_IG_AUX_P	DE_85D	DISPLAYDET	DP_INT_IG_AUX_P
DP_INT_IG_AUX_N	DE_85D	DISPLAYDET	DP_INT_IG_AUX_N
CPU_EDP_COMP	CHU_27P4S	CHU_COMP	CPU_EDP_COMP
CPU_PEG_COMP	CHU_27P4S	CHU_COMP	CPU_PEG_COMP
CPU_CFG<17..0>	CHU_50S	CHU_ITP	CPU_CFG<17..0>
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N
ITPXD_P_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPXD_P_CLK100M_P
ITPXD_P_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPXD_P_CLK100M_N
DPLL_REF_CLKP	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKP
DPLL_REF_CLKN	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKN
XDP_CPU_TDI	CHU_50S	CHU_ITP	XDP_CPU_TDI
XDP_CPU_TDO	CHU_50S	CHU_ITP	XDP_CPU_TDO
XDP_CPU_TMS	CHU_50S	CHU_ITP	XDP_CPU_TMS
XDP_CPU_TCK	CHU_50S	CHU_ITP	XDP_CPU_TCK
XDP_CPU_TRST_L	CHU_50S	CHU_ITP	XDP_CPU_TRST_L
XDP_BPM_L<3..0>	CHU_50S	CHU_ITP	XDP_BPM_L<3..0>
XDP_BPM_L<7..4>	CHU_50S	CHU_ITP	XDP_BPM_L<7..4>
XDP_DBRESET_L	CHU_50S	CHU_ITP	XDP_DBRESET_L
XDP_CPU_PRDY_L	CHU_50S	CHU_ITP	XDP_CPU_PRDY_L
XDP_CPU_PREQ_L	CHU_50S	CHU_ITP	XDP_CPU_PREQ_L
CPU_CATERER_L	CHU_50S	CHU_AGTL	CPU_CATERER_L
CPU_PROC_SEL_L	CHU_50S	CHU_AGTL	CPU_PROC_SEL_L
CPU_PRCI	CHU_50S	CHU_VID	CPU_PRCI
CPU_PROCHOT_L	CHU_50S	CHU_AGTL	CPU_PROCHOT_L
XDP_CPU_PWRGD	CHU_50S	CHU_ITP	XDP_CPU_PWRGD
PM_THRMTRIP_L	CHU_50S	CHU_AGTL	PM_THRMTRIP_L
PM_SYNC	CHU_50S	CHU_AGTL	PM_SYNC
PM_MEM_PWRGD	CHU_50S	CHU_AGTL	PM_MEM_PWRGD
CPU_PWRGD	CHU_50S	CHU_AGTL	CPU_PWRGD
CPU_SM_RCOMP<2..0>	CHU_27P4S	CHU_COMP	CPU_SM_RCOMP<2..0>
CPU_VIDSOUT	CHU_50S	CHU_VID	CPU_VIDSOUT
CPU_VIDSCLK	CHU_50S	CHU_VID	CPU_VIDSCLK
CPU_VIDALERT_L	CHU_50S	CHU_VID	CPU_VIDALERT_L
CPU_VCCSA_VID<1..0>	CHU_55S	CHU_VID	CPU_VCCSA_VID<1..0>
CPU_VCCSENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE_P	CHU_27P4S	CHU_VCCIOSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE_N	CHU_27P4S	CHU_VCCIOSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VCC_VALSENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VCC_VALSENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_AXG_VALSENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_AXG_VALSENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VCCSASENSE	CHU_50S	CHU_AGTL	CPU_VCCSASENSE
PPCPU_MEM_VREFD0_A	CHU_VREF	CHU_VREF	PPCPU_MEM_VREFD0_A
PPCPU_MEM_VREFD0_B	CHU_VREF	CHU_VREF	PPCPU_MEM_VREFD0_B
PP0V75_S3_MEM_VREFD0_A	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFD0_A
PP0V75_S3_MEM_VREFD0_B	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFD0_B
PP0V75_S3_MEM_VREFCA_A	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFCA_A
PP0V75_S3_MEM_VREFCA_B	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFCA_B
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N
PEG_R2D P<7..0>	PEG_80D	PEG_R2D	PEG_R2D P<7..0>
PEG_R2D N<7..0>	PEG_80D	PEG_R2D	PEG_R2D N<7..0>
PEG_R2D C P<7..0>	PEG_80D	PEG_R2D	PEG_R2D C P<7..0>
PEG_R2D C N<7..0>	PEG_80D	PEG_R2D	PEG_R2D C N<7..0>
PEG_D2R P<7..0>	PEG_80D	PEG_D2R	PEG_D2R P<7..0>
PEG_D2R N<7..0>	PEG_80D	PEG_D2R	PEG_D2R N<7..0>
PEG_D2R C P<7..0>	PEG_80D	PEG_D2R	PEG_D2R C P<7..0>
PEG_D2R C N<7..0>	PEG_80D	PEG_D2R	PEG_D2R C N<7..0>

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 132 SHEET: 89 OF 99

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_QS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?
MEM_DQBL2BL	*	16 MILS	?
MEM_DQCH2CH	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DQS	MEM_*	*	MEM_QS2MEM
MEM_*	*	*	MEM_20OTHER
MEM_*_DQ_BYTE*	MEM_*	*	MEM_DATA2MEM
MEM_*_DQ_BYTE*	=SAME	*	MEM_DATA2DATA
MEM_A_DQ_BYTE*	MEM_A_DQ_BYTE*	*	MEM_DQBL2BL
MEM_B_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQBL2BL
MEM_A_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQCH2CH

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A CS L<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A ODT<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_A_DQ_BYTE0	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_A_DQ_BYTE1	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_A_DQ_BYTE2	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_A_DQ_BYTE3	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_A_DQ_BYTE4	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_A_DQ_BYTE5	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_A_DQ_BYTE6	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_A_DQ_BYTE7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DOS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DOS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DOS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DOS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DOS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DOS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DOS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DOS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DOS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DOS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DOS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DOS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DOS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DOS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DOS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DOS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..2>
MEM_B_CNTRL1	MEM_37S	MEM_CTRL	MEM B CKE<1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..7>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<6>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<5..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_B_DQ_BYTE0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_B_DQ_BYTE1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_B_DQ_BYTE2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_B_DQ_BYTE3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_B_DQ_BYTE4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_B_DQ_BYTE5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_B_DQ_BYTE6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_B_DQ_BYTE7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DOS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DOS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DOS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DOS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DOS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DOS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DOS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DOS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DOS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DOS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DOS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DOS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DOS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DOS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DOS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DOS N<7>

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

Apple Inc.

051-9589

4.18.0

101 OF 132

90 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_DP_90D	*	90 OHM DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	90 OHM DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_DISPLAYPORT	ONLY 10/4 10/4 10/4 10/4	=4:1_SPACING	?	PCH_DISPLAYPORT	TOP,BOTTOM	=4:1_SPACING	?
LVDS	ONLY 10/4 10/4 10/4 10/4	=4:1_SPACING	?	LVDS	TOP,BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	90 OHM DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	37 OHM SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	50 OHM SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	ONLY 10/4 10/4 10/4 10/4	=5:1_SPACING	?	SATA	TOP,BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	85 OHM DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	ONLY 10/4 10/4 10/4 10/4	=4:1_SPACING	?	USB	TOP,BOTTOM	=4:1_SPACING	?
USB_RBIAIS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 3.0 INTERFACE CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	ONLY 10/4 10/4 10/4 10/4	=5:1_SPACING	?	USB3	TOP,BOTTOM	=5:1_SPACING	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
	LVDS_IG_A_CLK	LVDS_85D	LVDS_IG_A_CLK_P	9 18
	LVDS_IG_A_CLK	LVDS_85D	LVDS_IG_A_CLK_N	9 18
	LVDS_IG_A_DATA	LVDS_85D	LVDS_IG_A_DATA_P<2..0>	9 18
	LVDS_IG_A_DATA	LVDS_85D	LVDS_IG_A_DATA_N<2..0>	9 18
	LVDS_IG_A_DATA1	LVDS_85D	LVDS_IG_A_DATA_P<3>	9 18
	LVDS_IG_A_DATA1	LVDS_85D	LVDS_IG_A_DATA_N<3>	9 18
	LVDS_IG_B_DATA	LVDS_85D	LVDS_IG_B_DATA_P<2..0>	9 18
	LVDS_IG_B_DATA	LVDS_85D	LVDS_IG_B_DATA_N<2..0>	9 18
	SATA_HDD_R2D	SATA_90D	SATA_HDD_R2D_C_P	17 39
	SATA_HDD_R2D	SATA_90D	SATA_HDD_R2D_C_N	17 39
	SATA_HDD_D2R	SATA_90D	SATA_HDD_D2R_P	17 39
	SATA_HDD_D2R	SATA_90D	SATA_HDD_D2R_N	17 39
	SATA_HDD_D2R	SATA_90D	SATA_SSD_D2R_MUX_OUT_P	39
	SATA_HDD_D2R	SATA_90D	SATA_SSD_D2R_MUX_OUT_N	39
	SATA_HDD_R2D	SATA_90D	SATA_SSD_R2D_MUX_IN_P	39
	SATA_HDD_R2D	SATA_90D	SATA_SSD_R2D_MUX_IN_N	39
	SATA_HDD_D2R	SATA_90D	SATA_SSD_D2R_P	39
	SATA_HDD_R2D	SATA_90D	SATA_SSD_D2R_N	39
	SATA_HDD_R2D	SATA_90D	SATA_SSD_R2D_P	39
	SATA_HDD_R2D	SATA_90D	SATA_SSD_R2D_N	39
	SATA_HDD_R2D	SATA_90D	SATA_HDD_R2D_UP_P	
	SATA_HDD_R2D	SATA_90D	SATA_HDD_R2D_UP_N	
	SATA_ODD_R2D	SATA_90D	SATA_ODD_R2D_C_P	9 17
	SATA_ODD_R2D	SATA_90D	SATA_ODD_R2D_C_N	9 17
	SATA_ODD_R2D	SATA_90D	SATA_ODD_R2D_P	
	SATA_ODD_R2D	SATA_90D	SATA_ODD_R2D_N	
	SATA_ODD_D2R	SATA_90D	SATA_ODD_D2R_P	9 17
	SATA_ODD_D2R	SATA_90D	SATA_ODD_D2R_N	9 17
	SATA_ODD_D2R	SATA_90D	SATA_ODD_D2R_UP_P	
	SATA_ODD_D2R	SATA_90D	SATA_ODD_D2R_UP_N	
	PCH_SATA3_ICOMP	SATA_50SE	PCH_SATA3ICOMP	17
	PCH_SATA_ICOMP	SATA_37SE	PCH_SATAICOMP	17
	USB_HUB1_UP	USB_85D	USB_EXTB_XHCI_P	19 26
	USB_HUB1_UP	USB_85D	USB_EXTB_XHCI_N	19 26
	USB_HUB1_UP	USB_85D	USB_EXTB_XHCI_P	19 26
	USB_HUB1_UP	USB_85D	USB_EXTB_XHCI_N	19 26
	USB_HUB2_UP	USB_85D	USB_HUB_UP_P	19 26
	USB_HUB2_UP	USB_85D	USB_HUB_UP_N	19 26
	USB_EXTA	USB_85D	USB_EXTA_P	19 40
	USB_EXTA	USB_85D	USB_EXTA_N	19 40
	USB_EXTB	USB_85D	USB_EXTB_P	7 26 38
	USB_EXTB	USB_85D	USB_EXTB_N	7 26 38
	USB_EXTC	USB_85D	USB_EXTC_P	9 19
	USB_EXTC	USB_85D	USB_EXTC_N	9 19
	USB_CAMERA	USB_85D	USB_CAMERA_CONN_P	7 34
	USB_CAMERA	USB_85D	USB_CAMERA_CONN_N	7 34
	USB_BT	USB_85D	USB_BT_P	9 34
	USB_BT	USB_85D	USB_BT_N	9 34
	USB_BT	USB_85D	USB_BT_CONN_P	7 34
	USB_BT	USB_85D	USB_BT_CONN_N	7 34
	USB_BT	USB_85D	USB_BT_WAKE_P	34
	USB_BT	USB_85D	USB_BT_WAKE_N	34
	USB_TPAD	USB_85D	USB_TPAD_P	9 49
	USB_TPAD	USB_85D	USB_TPAD_N	9 49
	USB_SMC	USB_85D	USB_SMC_P	9 41
	USB_SMC	USB_85D	USB_SMC_N	9 41
	PCH_USB_RBIAIS	PCH_USB_RBIAIS	PCH_USB_RBIAIS	19
	USB_EXTD	USB_85D	USB_EXTD_XHCI_P	19 26
	USB_EXTD	USB_85D	USB_EXTD_XHCI_N	19 26
	USB_EXTA	USB_85D	USB_EXTA_MUXED_P	40
	USB_EXTA	USB_85D	USB_EXTA_MUXED_N	40
	USB_CAMERA	USB_85D	USB_CAMERA_P	19 34
	USB_CAMERA	USB_85D	USB_CAMERA_N	19 34
	USB_LTI	USB_85D	USB_LTI_P	40
	USB_LTI	USB_85D	USB_LTI_N	40
	USB3_EXTB_TX	USB_85D	USB3_EXTB_TX_P	19 38
	USB3_EXTB_TX	USB_85D	USB3_EXTB_TX_N	19 38
	USB3_EXTB_RX	USB_85D	USB3_EXTB_RX_P	7 19 38
	USB3_EXTB_RX	USB_85D	USB3_EXTB_RX_N	7 19 38
	USB3_EXTC_TX	USB_85D	USB3_EXTC_TX_P	9 19
	USB3_EXTC_TX	USB_85D	USB3_EXTC_TX_N	9 19
	USB3_EXTC_RX	USB_85D	USB3_EXTC_RX_P	9 19
	USB3_EXTC_RX	USB_85D	USB3_EXTC_RX_N	9 19
	USB3_EXTX_TX	USB_85D	USB3_EXTX_TX_P	19 40
	USB3_EXTX_TX	USB_85D	USB3_EXTX_TX_N	19 40
	USB3_EXTX_RX	USB_85D	USB3_EXTX_RX_P	19 40
	USB3_EXTX_RX	USB_85D	USB3_EXTX_RX_N	19 40

Clock Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC	17 25
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB	17 25
SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET	17
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT	25 35
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT_R	35

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	102 OF 132
		SHEET	91 OF 99

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	NET TYPE	SPACING	
LPC_AD	LPC_50S	LPC		LPC_AD<3..0>
LPC_FRAME_L	LPC_50S	LPC		LPC_FRAME_L
LPC_RESET_L	LPC_50S	LPC		LPC_RESET_L
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC		LPC_CLK33M_SMC_R
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC		LPC_CLK33M_SMC
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC		LPC_CLK33M_LECLPLUS
SMBUS_PCH_CLK	SMB_50S	SMB		SMBUS_PCH_CLK
SMBUS_PCH_DATA	SMB_50S	SMB		SMBUS_PCH_DATA
SMBUS_PCH_0_CLK	SMB_50S	SMB		SMB_PCH_0_CLK
SMBUS_PCH_0_DATA	SMB_50S	SMB		SMB_PCH_0_DATA
SMBUS_PCH_1_CLK	SMB_50S	SMB		SMB_PCH_1_CLK
SMBUS_PCH_1_DATA	SMB_50S	SMB		SMB_PCH_1_DATA
HDA_BIT_CLK	HDA_50S	HDA		HDA_BIT_CLK
HDA_BIT_CLK_R	HDA_50S	HDA		HDA_BIT_CLK_R
HDA_SYNC	HDA_50S	HDA		HDA_SYNC
HDA_SYNC_R	HDA_50S	HDA		HDA_SYNC_R
HDA_RST_L	HDA_50S	HDA		HDA_RST_L
HDA_RST_R	HDA_50S	HDA		HDA_RST_R
HDA_SDIN0	HDA_50S	HDA		HDA_SDIN0
AUD_SDI_R	HDA_50S	HDA		AUD_SDI_R
HDA_SDOUT	HDA_50S	HDA		HDA_SDOUT
HDA_SDOUT_R	HDA_50S	HDA		HDA_SDOUT_R
SPI_CLK_R	SPI_55S	SPI		SPI_CLK_R
SPI_CLK	SPI_55S	SPI		SPI_CLK
SPI_MOSI_R	SPI_55S	SPI		SPI_MOSI_R
SPI_MOSI	SPI_55S	SPI		SPI_MOSI
SPI_MISO	SPI_55S	SPI		SPI_MISO
SPI_CS0_R_L	SPI_55S	SPI		SPI_CS0_R_L
SPI_CS0_L	SPI_55S	SPI		SPI_CS0_L
PCIE_ENET_R2D_P	PCIE_85D	PCIE		PCIE_ENET_R2D_P
PCIE_ENET_R2D_N	PCIE_85D	PCIE		PCIE_ENET_R2D_N
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE		PCIE_ENET_R2D_C_P
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE		PCIE_ENET_R2D_C_N
PCIE_ENET_D2R_P	PCIE_85D	PCIE		PCIE_ENET_D2R_P
PCIE_ENET_D2R_N	PCIE_85D	PCIE		PCIE_ENET_D2R_N
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE		PCIE_ENET_D2R_C_P
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE		PCIE_ENET_D2R_C_N
PCIE_AP_R2D_P	PCIE_85D	PCIE		PCIE_AP_R2D_P
PCIE_AP_R2D_N	PCIE_85D	PCIE		PCIE_AP_R2D_N
PCIE_AP_R2D_C_P	PCIE_85D	PCIE		PCIE_AP_R2D_C_P
PCIE_AP_R2D_C_N	PCIE_85D	PCIE		PCIE_AP_R2D_C_N
PCIE_AP_D2R_P	PCIE_85D	PCIE		PCIE_AP_D2R_P
PCIE_AP_D2R_N	PCIE_85D	PCIE		PCIE_AP_D2R_N
PCIE_AP_D2R_PI_P	PCIE_85D	PCIE		PCIE_AP_D2R_PI_P
PCIE_AP_D2R_PI_N	PCIE_85D	PCIE		PCIE_AP_D2R_PI_N
PCIE_AP_R2D_PI_P	PCIE_85D	PCIE		PCIE_AP_R2D_PI_P
PCIE_AP_R2D_PI_N	PCIE_85D	PCIE		PCIE_AP_R2D_PI_N
PCIE_SSD_D2R_MUX_OUT_P	PCIE_85D	PCIE		PCIE_SSD_D2R_MUX_OUT_P
PCIE_SSD_D2R_MUX_OUT_N	PCIE_85D	PCIE		PCIE_SSD_D2R_MUX_OUT_N
PCIE_SSD_R2D_C_P<1..0>	PCIE_85D	PCIE		PCIE_SSD_R2D_C_P<1..0>
PCIE_SSD_R2D_C_N<1..0>	PCIE_85D	PCIE		PCIE_SSD_R2D_C_N<1..0>
PCIE_SSD_D2R_P<1..0>	PCIE_85D	PCIE		PCIE_SSD_D2R_P<1..0>
PCIE_SSD_D2R_N<1..0>	PCIE_85D	PCIE		PCIE_SSD_D2R_N<1..0>
PCIE_SSD_R2D_MUX_IN_P	PCIE_85D	PCIE		PCIE_SSD_R2D_MUX_IN_P
PCIE_SSD_R2D_MUX_IN_N	PCIE_85D	PCIE		PCIE_SSD_R2D_MUX_IN_N
PCIE_SSD_D2R_C_P<1>	PCIE_85D	PCIE		PCIE_SSD_D2R_C_P<1>
PCIE_SSD_D2R_C_N<1>	PCIE_85D	PCIE		PCIE_SSD_D2R_C_N<1>
PCIE_SSD_R2D_P<1>	PCIE_85D	PCIE		PCIE_SSD_R2D_P<1>
PCIE_SSD_R2D_N<1>	PCIE_85D	PCIE		PCIE_SSD_R2D_N<1>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_PCH_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_PCH_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_TBT_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_TBT_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCH_CLK96M_DOT_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCH_CLK96M_DOT_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCH_CLK100M_SATA_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCH_CLK100M_SATA_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCH_CLK1433M_REFCLK
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCH_CLK33M_PCIEIN
1_1_DIFFPAIR	1_1_DIFFPAIR	CLK_PCIE		PEX_TSTCLK_O_P
1_1_DIFFPAIR	1_1_DIFFPAIR	CLK_PCIE		PEX_TSTCLK_O_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PEG_CLK100M_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PEG_CLK100M_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_ENET_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_ENET_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_AP_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_AP_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_FW_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_FW_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_SSD_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_SSD_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_EXCARD_P
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_CLK100M_EXCARD_N
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_R2D_C_P<3..0>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_R2D_C_N<3..0>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_R2D_P<3..0>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_R2D_N<3..0>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_D2R_P<3..0>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_D2R_N<3..0>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_D2R_C_P<3..0>
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE		PCIE_TBT_D2R_C_N<3..0>

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH Constraints 2

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 132 SHEET: 92 OF 99

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
TBTDP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5X_DIELECTRIC	?	TBTDP	TOP_BOTTOM	=7X_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP_*D physical rules.
 TABLE_PHYSICAL_ASSIGNMENT symbols must be used to create the assignments.
 Proper differential impedance depends on mDP connector used.
 For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Thunderbolt/DP Net Properties


ELECTRICAL CONSTRAINT SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
TBT A E2D	TBTTP A5n	TBTTP	TBT A E2D C P<1..0>	7 35 84
TBT A E2D	TBTTP A5n	TBTTP	TBT A E2D C N<1..0>	7 35 84
TBT A E2D	TBTTP A5n	TBTTP	TBT A E2D P<1..0>	7 84
TBT A E2D	TBTTP A5n	TBTTP	TBT A E2D N<1..0>	7 84
DP TBTPA M	DP 85n	DISLAYROET	DP TBTPA ML C P<3..1:2>	35 84
DP TBTPA M	DP 85n	DISLAYROET	DP TBTPA ML C N<3..1:2>	35 84
DP TBTPA M	DP 85n	DISLAYROET	DP TBTPA ML P<3..1:2>	84
DP TBTPA M	DP 85n	DISLAYROET	DP TBTPA ML N<3..1:2>	84
DP TBTPA M	DP 85n	DISLAYROET	DP A LSX ML P<1>	84
DP TBTPA M	DP 85n	DISLAYROET	DP A LSX ML N<1>	84
TBT A D2R	TBTTP A5n	TBTTP	TBT A D2R C P<1..0>	7 84
TBT A D2R	TBTTP A5n	TBTTP	TBT A D2R C N<1..0>	7 84
TBT A D2R	TBTTP A5n	TBTTP	TBT A D2R P<1..0>	7 35 84
TBT A D2R	TBTTP A5n	TBTTP	TBT A D2R N<1..0>	7 35 84
TBT A AUXCH	DP 85n	DISLAYROET	DP TBTPA AUXCH C P	35 84
TBT A AUXCH	DP 85n	DISLAYROET	DP TBTPA AUXCH C N	35 84
TBT A AUXCH	DP 85n	DISLAYROET	DP TBTPA AUXCH P	84
TBT A AUXCH	DP 85n	DISLAYROET	DP TBTPA AUXCH N	84
TBT A AUXCH	DP 85n	DISLAYROET	DP A AUXCH DDC P	84
TBT A AUXCH	DP 85n	DISLAYROET	DP A AUXCH DDC N	84
TBT A AUXCH	TBTTP A5n	TBTTP	TBT A D2R1 AUXDDC P	84
TBT A AUXCH	TBTTP A5n	TBTTP	TBT A D2R1 AUXDDC N	84
TBT B E2D	TBTTP B5n	TBTTP	TBT B E2D C P<1..0>	7 35 85
TBT B E2D	TBTTP B5n	TBTTP	TBT B E2D C N<1..0>	7 35 85
TBT B E2D	TBTTP B5n	TBTTP	TBT B E2D P<1..0>	7 85
TBT B E2D	TBTTP B5n	TBTTP	TBT B E2D N<1..0>	7 85
DP TBTPB M	DP 85n	DISLAYROET	DP TBTPB ML C P<3..1:2>	35 85
DP TBTPB M	DP 85n	DISLAYROET	DP TBTPB ML C N<3..1:2>	35 85
DP TBTPB M	DP 85n	DISLAYROET	DP TBTPB ML P<3..1:2>	85
DP TBTPB M	DP 85n	DISLAYROET	DP TBTPB ML N<3..1:2>	85
DP TBTPB M	DP 85n	DISLAYROET	DP B LSX ML P<1>	85
DP TBTPB M	DP 85n	DISLAYROET	DP B LSX ML N<1>	85
TBT B D2R	TBTTP B5n	TBTTP	TBT B D2R C P<1..0>	7 85
TBT B D2R	TBTTP B5n	TBTTP	TBT B D2R C N<1..0>	7 85
TBT B D2R	TBTTP B5n	TBTTP	TBT B D2R P<1..0>	7 35 85
TBT B D2R	TBTTP B5n	TBTTP	TBT B D2R N<1..0>	7 35 85
TBT B AUXCH	DP 85n	DISLAYROET	DP TBTPB AUXCH C P	35 85
TBT B AUXCH	DP 85n	DISLAYROET	DP TBTPB AUXCH C N	35 85
TBT B AUXCH	DP 85n	DISLAYROET	DP TBTPB AUXCH P	85
TBT B AUXCH	DP 85n	DISLAYROET	DP TBTPB AUXCH N	85
TBT B AUXCH	DP 85n	DISLAYROET	DP B AUXCH DDC P	85
TBT B AUXCH	DP 85n	DISLAYROET	DP B AUXCH DDC N	85
TBT B D2R	TBTTP B5n	TBTTP	TBT B D2R1 AUXDDC P	85
TBT B D2R	TBTTP B5n	TBTTP	TBT B D2R1 AUXDDC N	85

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
DP TBTSRC M	DP 85n	DISLAYROET	DP TBTSRC ML C P<3..0>	35
DP TBTSRC M	DP 85n	DISLAYROET	DP TBTSRC ML C N<3..0>	35
DP TBTSRC M	DP 85n	DISLAYROET	DP TBTSRC AUXCH C P	35
DP TBTSRC M	DP 85n	DISLAYROET	DP TBTSRC AUXCH C N	35
TBT SPI CLK	TBT SPI 55S	TBT SPI	TBT SPI CLK	35
TBT SPI MOSI	TBT SPI 55S	TBT SPI	TBT SPI MOSI	35
TBT SPI MISO	TBT SPI 55S	TBT SPI	TBT SPI MISO	35
TBT SPI CS L	TBT SPI 55S	TBT SPI	TBT SPI CS L	35

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	105 OF 132
		SHEET	93 OF 99

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		SPACING	
	PHYSICAL			
SMBUS_SMC_2_S3_SCL	SMB_500	SMB	0300	SMBUS_SMC_2_S3_SCL 7 41 44
SMBUS_SMC_2_S3_SDA	SMB_500	SMB	0300	SMBUS_SMC_2_S3_SDA 7 41 44
SMBUS_SMC_1_S0_SCL	SMB_500	SMB	0300	SMBUS_SMC_1_S0_SCL 41 44
SMBUS_SMC_1_S0_SDA	SMB_500	SMB	0300	SMBUS_SMC_1_S0_SDA 41 44
SMBUS_SMC_0_S0_SCL	SMB_500	SMB	0300	SMBUS_SMC_0_S0_SCL 41 44
SMBUS_SMC_0_S0_SDA	SMB_500	SMB	0300	SMBUS_SMC_0_S0_SDA 41 44
SMBUS_SMC_5_SCL	SMB_500	SMB	0300	SMBUS_SMC_5_SCL 41 44
SMBUS_SMC_5_SDA	SMB_500	SMB	0300	SMBUS_SMC_5_SDA 41 44
SMBUS_SMC_3_SCL	SMB_500	SMB	0300	SMBUS_SMC_3_SCL 41 44
SMBUS_SMC_3_SDA	SMB_500	SMB	0300	SMBUS_SMC_3_SDA 41 44

SMBus Charger Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		SPACING	
	PHYSICAL			
CHGR_CSI_P	1TO1_DIFFPAIR	CHGR_CSI_P	0300	CHGR_CSI_P 61
CHGR_CSI_N	1TO1_DIFFPAIR	CHGR_CSI_N	0300	CHGR_CSI_N 61
CHGR_CSO_P	1TO1_DIFFPAIR	CHGR_CSO_P	0300	CHGR_CSO_P 61
CHGR_CSO_N	1TO1_DIFFPAIR	CHGR_CSO_N	0300	CHGR_CSO_N 61

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C


C

B

B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 132
		SHEET	94 OF 99

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR5_45R50SE, GDDR5_45SE, GDDR5_80D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR5_CLK, GDDR5_CMD, GDDR5_DATA, GDDR5_EDC.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D, HDMI_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT, HDMI.

DisplayPort/TMDs intra pair matching should be 0.127mm Inter pair matching should be within 2.54mm Max Length 241.3mm. DisplayPort AUX CH intra pair matching should be 0.127mm Max length 330.2mm. MAX LENGTH OF DISPLAYPORT/TMDS TRACES 13 INCHES. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG 04202 001 v04.

GDDR5 FB A Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET TYPE. Lists various nets like FB_A0_CLK, FB_A0_CMD, FB_A0_DATA, FB_A0_EDC, FB_A0_WCLK, FB_A0_DQ, FB_A0_CMD_R, FB_A1_CMD_R.

GDDR5 FB B Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET TYPE. Lists various nets like FB_B0_CLK, FB_B0_CMD, FB_B0_DATA, FB_B0_EDC, FB_B0_WCLK, FB_B0_DQ, FB_B0_CMD_R, FB_B1_CMD_R.

MUXGFX & DP AUX MUX NET PROPERTIES

Table with 4 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, SPACING, NET TYPE. Lists various nets like DP_INT_ML_C_P<3..0>, DP_INT_ML_C_N<3..0>, DP_INT_AUX_C_P, DP_INT_AUX_C_N, DP_INT_AUX_P, DP_INT_AUX_N, DP_INT_EG_AUX_P, DP_INT_EG_AUX_N, DP_INT_ML_P<3..0>, DP_INT_ML_N<3..0>, DP_INT_ML_F<3..0>, DP_INT_ML_F_N<3..0>, DP_INT_EG_ML_P<3..0>, DP_INT_EG_ML_N<3..0>, DPA_IG_AUX_CH_P, DPA_IG_AUX_CH_N, DPB_IG_AUX_CH_P, DPB_IG_AUX_CH_N, DP_TBTSENK0_EG_AUXCH_P, DP_TBTSENK0_EG_AUXCH_N, DP_TBTSENK1_EG_AUXCH_P, DP_TBTSENK1_EG_AUXCH_N, DP_TBTSENK0_AUXCH_C_P, DP_TBTSENK0_AUXCH_C_N, DP_TBTSENK1_AUXCH_C_P, DP_TBTSENK1_AUXCH_C_N, DP_TBTSENK0_ML_C_P<3..0>, DP_TBTSENK0_ML_C_N<3..0>, DP_TBTSENK1_ML_C_P<3..0>, DP_TBTSENK1_ML_C_N<3..0>, DP_TBTSENK0_ML_P<3..0>, DP_TBTSENK0_ML_N<3..0>, DP_TBTSENK1_ML_P<3..0>, DP_TBTSENK1_ML_N<3..0>.

Kepler Net Properties

Table with 4 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, SPACING, NET TYPE. Lists various nets like GPU_OSC_27M_XTALIN, GPU_OSC_27M_XTALOUT, GPU_OSC_27M_XTAL_BUFFEROUT, GPU_OSC_27M_S5IN, PEX_TSTCLK_O_P, PEX_TSTCLK_O_N, HDMI_EG_DATA_C_P<2..0>, HDMI_EG_DATA_C_N<2..0>, HDMI_EG_CLK_C_P, HDMI_EG_CLK_C_N.

GPU (Kepler) CONSTRAINTS. Apple Inc. DRAWING NUMBER: 051-9589. REVISION: 4.18.0. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE 1701 55S	*	1_1_DIFFPAIR	55 OHM SE	55 OHM SE	55 OHM SE	1.1 DIFFPAIR	1.1 DIFFPAIR
THRM 1701 55S	*	1_1_DIFFPAIR	55 OHM SE	55 OHM SE	55 OHM SE	1.1 DIFFPAIR	1.1 DIFFPAIR
DIFFPAIR	*	1_1_DIFFPAIR			1.1 DIFFPAIR	1.1 DIFFPAIR	1.1 DIFFPAIR
AUDIOIDIFF	*	1_1_DIFFPAIR	0.1 MM	0.1 MM	1.0 MM	0.1 MM	0.1 MM
THRM 55S CPU01V01N1	*	1_1_DIFFPAIR	55 OHM SE	55 OHM SE	55 OHM SE	0.2 MM	0.2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	2.1 SPACING	?
THRM	*	2.1 SPACING	?
AUDIO	*	2.1 SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND P20M	*	0.20 MM	1000
PWR P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM CLK	*	GND P20M
GND	MEM CHD	*	GND P20M
GND	MEM CTRL	*	GND P20M
GND	MEM * EQ BYTS*	*	GND P20M
GND	MEM DQS	*	GND P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27F4S OVERRIDE	BOTTOM	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS 85D	BGA	LVDS 85D
DP 85D	BGA	100 DIFF BGA
SATA 90D	BGA	100 DIFF BGA
CLK PCIE 90D	BGA	100 DIFF BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU COMP	GND	*	GND P20M
CPU VOCSENSE	GND	*	GND P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK PCIE	GND	*	GND P20M
PCIE	GND	*	GND P20M
SATA	GND	*	GND P20M
USB	GND	*	GND P20M
CLK PCIE	SB POWER	*	PWR P20M
SATA	SB POWER	*	PWR P20M
USB	SB POWER	*	PWR P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND P20M

D2 Specific Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE
CPUTHMNS D2 P			47
CPUTHMNS D2 N			47
DDR3THMNS D1 P			47
DDR3THMNS D1 N			47
CPUTHMNS D P			47
CPUTHMNS D N			47
GPU TDIODE P			47 77
GPU TDIODE N			47 77
VCCSASD CS P			45 62
VCCSASD CS N			45 62
VCCSAISNS R P			45
VCCSAISNS R N			45
ISNS IV5 MEM R P			45
ISNS IV5 MEM R N			45
CPUVCCIOSD CS P			45 67
CPUVCCIOSD CS N			45 67
CPUVCCIOISNS R P			45
CPUVCCIOISNS R N			45
SPUISNS N			45
GPUISNS P			45
ISNS IV5 MEM N			45
ISNS IV5 MEM P			45
ISNS AIRPORT N			96
ISNS AIRPORT P			96
ISNS AIRPORT N			96
ISNS AIRPORT P			96
ISNS AIRPORT R N			99
ISNS AIRPORT R P			99
ISNS LCDRELT N			
ISNS LCDRELT P			
GPUPE CS P			74 99
GPUPE CS N			74 99
ISNS PFI5V S0GPU R P			98
ISNS PFI5V S0GPU R N			98
ISNS PFI5V S0GPU P			98
ISNS PFI5V S0GPU N			98
ISNS PFI5V S0GPU R P			98
ISNS PFI5V S0GPU R N			98
PFI5V GPU CS P			74 98
PFI5V GPU CS N			74 98
ISNS PFI5V S0GPU R P			99
ISNS PFI5V S0GPU R N			99
CPUIMVP ISNSIG P			46 66
CPUIMVP ISNSIG N			46 66
CPUIMVP ISNSIG R P			46
CPUIMVP ISNSIG R N			46
ISNS HS OTHER P			46
ISNS HS OTHER N			46
ISNS HS GPU P			46
ISNS HS GPU N			46
ISNS HS COMPUTING P			46
ISNS HS COMPUTING N			46
CPUIMVP ISNS P			46
CPUIMVP ISNS N			46
ADC1 VSENSE P			46
ADC1 VSENSE N			46
ADC2 VSENSE P			46
ADC2 VSENSE N			46
ADC2 ISENSE P			96
ADC2 ISENSE N			96
ADC2 ISENSE P			96
ADC2 ISENSE N			96
ADC2 ISENSE P			96
ADC2 ISENSE N			96
SPKR R SENSE P			46
SPKR R SENSE N			46
SPKR L SENSE P			46
SPKR L SENSE N			46
AUD LO1 L P			53 57
AUD LO1 L N			53 57
AUD LO1 R P			53 57
AUD LO1 R N			53 57
AUD LO2 L P			53 57
AUD LO2 L N			53 57
AUD LO2 R P			53 57
AUD LO2 R N			53 57
AUD MIC INL P			53 58
AUD MIC INL N			53 58
AUD SPKRAMP LIN P			57
AUD SPKRAMP LIN N			57
AUD SPKRAMP RIN P			57
AUD SPKRAMP RIN N			57
AUD SPKRAMP LSUBIN P			57
AUD SPKRAMP LSUBIN N			57
AUD SPKRAMP RSUBIN P			57
AUD SPKRAMP RSUBIN N			57
LSPKR INTIV RSENSE P			57
LSPKR INTIV RSENSE N			57
RSPKR INTIV RSENSE P			57
RSPKR INTIV RSENSE N			57
LSPKR INTIV P			57
LSPKR INTIV N			57
RSPKR INTIV P			57
RSPKR INTIV N			57
ISNS TWT N			99
ISNS TWT P			99
ISNS TWT R N			99
ISNS TWT R P			99

D2 Specific Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE
PCIE CLK100M AP	CLK PCIe 80D	CLK PCIe	PCIE CLK100M AP CONN P
	CLK PCIe 80D	CLK PCIe	PCIE CLK100M AP CONN N
	LV01 DIFFPAIR		CHGR CSI R P
	LV01 DIFFPAIR		CHGR CSI R N
	LV01 DIFFPAIR		CHGR CSO R P
	LV01 DIFFPAIR		CHGR CSO R N
	USB EXTA	USB EXTA	USB2 EXTA MIXED P
	USB EXTA	USB EXTA	USB2 EXTA MIXED N
	USB EXTA	USB EXTA	USB2 LTI P
	USB EXTA	USB EXTA	USB2 LTI N
	CONN USB2 BT P		CONN USB2 BT P
	CONN USB2 BT N		CONN USB2 BT N
	USB LT2 P		USB LT2 P
	USB LT2 N		USB LT2 N
	SPKRAMP LIN P		SPKRAMP LIN P
	SPKRAMP LIN N		SPKRAMP LIN N
	SPKRAMP RIN P		SPKRAMP RIN P
	SPKRAMP RIN N		SPKRAMP RIN N
	SSM2375SL P		SSM2375SL P
	SSM2375SL N		SSM2375SL N
	SSM2375SR P		SSM2375SR P
	SSM2375SR N		SSM2375SR N
	SPKRCONN SL OUT P R		SPKRCONN SL OUT P R
	SPKRCONN SL OUT N R		SPKRCONN SL OUT N R
	SPKRCONN SL OUT P		SPKRCONN SL OUT P
	SPKRCONN SL OUT N		SPKRCONN SL OUT N
	LSPKR VSENSE FILT P		LSPKR VSENSE FILT P
	LSPKR VSENSE FILT N		LSPKR VSENSE FILT N
	RSPKR VSENSE FILT P		RSPKR VSENSE FILT P
	RSPKR VSENSE FILT N		RSPKR VSENSE FILT N
	SPKRCONN SR OUT P R		SPKRCONN SR OUT P R
	SPKRCONN SR OUT N R		SPKRCONN SR OUT N R
	SPKRCONN SR OUT P		SPKRCONN SR OUT P
	SPKRCONN SR OUT N		SPKRCONN SR OUT N
	LSPKR ISENSE FILT P		LSPKR ISENSE FILT P
	LSPKR ISENSE FILT N		LSPKR ISENSE FILT N
	RSPKR ISENSE FILT P		RSPKR ISENSE FILT P
	RSPKR ISENSE FILT N		RSPKR ISENSE FILT N
	RSUBIN P		RSUBIN P
	RSUBIN N		RSUBIN N
	LSUBIN P		LSUBIN P
	LSUBIN N		LSUBIN N
	SSM4321SR P		SSM4321SR P
	SSM4321SR N		SSM4321SR N
	SSM4321SL P		SSM4321SL P
	SSM4321SL N		SSM4321SL N
	LSPKR VSENSE IN P		LSPKR VSENSE IN P
	LSPKR VSENSE IN N		LSPKR VSENSE IN N
	RSPKR VSENSE IN P		RSPKR VSENSE IN P
	RSPKR VSENSE IN N		RSPKR VSENSE IN N
	LSPKR ISENSE RDIVIDE P		LSPKR ISENSE RDIVIDE P
	LSPKR ISENSE RDIVIDE N		LSPKR ISENSE RDIVIDE N
	RSPKR ISENSE RDIVIDE P		RSPKR ISENSE RDIVIDE P
	RSPKR ISENSE RDIVIDE N		RSPKR ISENSE RDIVIDE N
	LSPKR VSENSE RDIVIDE P		LSPKR VSENSE RDIVIDE P
	LSPKR VSENSE RDIVIDE N		LSPKR VSENSE RDIVIDE N
	RSPKR VSENSE RDIVIDE P		RSPKR VSENSE RDIVIDE P
	RSPKR VSENSE RDIVIDE N		RSPKR VSENSE RDIVIDE N
	USB TPAD R P		USB TPAD R P
	USB TPAD R N		USB TPAD R N
	PP1V3 S5		PP1V3 S5
	PP1V3 SR		PP1V3 SR
	PP1V5 SERR0 CPU00M		PP1V5 SERR0 CPU00M
	GND		GND

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM 72D	BOTTOM			0.127 MM	6.35 MM		
MEM 85D	TOP			0.1 MM	6.35 MM		

SYNC MASTER=D2 CLEAN SYNC DATE=03/15/2012

Project Specific Constraints

Apple Inc.

4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



DRAWING NUMBER: 051-9589

REVISION: 4.18.0



PAGE: 108 OF 132

SHEET: 96 OF 99


GPU 1.0V CURRENT SENSE



CPU DDR CURRENT SENSE









LCD PANEL CURRENT SENSE





		DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0		BRANCH	
PAGE 130 OF 132		SHEET 98 OF 99	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	4	840 WTL P1LM 100K 1/16W 0402 0603 LP	CD201 CD202 CD231		SENSOR_NONPROD N



SMC12 SENSORS EXTENDED

Apple Inc.

DRAWING NUMBER: 051-9589
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 132 OF 132
SHEET: 99 OF 99