

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
			2012-02-23

# SCHEM, MLB, J13

2/23/12

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	J30_MLB	07/27/2011
2	2	System Block Diagram	J13_MLB_NON_POR	11/10/2011
3	3	Revision History	J13_MLB_NON_POR	11/10/2011
4	4	Revision History	J30_MLB	07/27/2011
5	5	BOM Configuration	J30_MLB	07/27/2011
6	7	Functional Test / No Test	K21_MLB	07/29/2011
7	8	Power Aliases	K21_MLB	07/29/2011
8	9	Signal Aliases	J13_MLB_NON_POR	11/10/2011
9	10	CPU DMI/PEG/FDI/RSVD	J13_MLB_NON_POR	10/17/2011
10	11	CPU CLOCK/MISC/JTAG	J30_MLB	07/27/2011
11	12	CPU DDR3 INTERFACES	J30_MLB	07/27/2011
12	13	CPU POWER	J13_MLB_NON_POR	11/10/2011
13	14	CPU GROUNDS	J30_MLB	07/27/2011
14	16	CPU DECOUPLING-I	J11_MLB	10/03/2011
15	17	CPU DECOUPLING-II	K21_MLB	07/29/2011
16	18	PCH SATA/PCIE/CLK/LPC/SPI	J30_MLB	07/27/2011
17	19	PCH DMI/FDI/PM/Graphics	J30_MLB	07/27/2011
18	20	PCH PCI/USB/TP/RSVD	J13_MLB_NON_POR	11/10/2011
19	21	PCH GPIO/MISC/NCTF	J11_MLB	09/16/2011
20	22	PCH POWER	J11_MLB	09/30/2011
21	23	PCH GROUNDS	J30_MLB	07/27/2011
22	24	PCH DECOUPLING	J11_MLB	10/03/2011
23	25	CPU & PCH XDP	J13_MLB_NON_POR	10/17/2011
24	26	USB HUB & MUX	J13_MLB_NON_POR	11/10/2011
25	27	Clock (CK505) and Chipset Support	K21_MLB	07/29/2011
26	28	CPU Memory S3 Support	J13_MLB_NON_POR	11/10/2011
27	29	DDR3 DRAM CHANNEL A (0-31)	K21_MLB	07/28/2011
28	30	DDR3 DRAM CHANNEL A (32-63)	K21_MLB	07/28/2011
29	31	DDR3 DRAM CHANNEL B (0-31)	K21_MLB	07/28/2011
30	32	DDR3 DRAM CHANNEL B (32-63)	K21_MLB	07/28/2011
31	33	FSB/DDR3/FRAMBUF Vref Margining	J11_MLB	08/04/2011
32	34	DDR3 Bypassing/Termination	K21_MLB	07/28/2011
33	35	SecureDigital Card Reader	J13_MLB_NON_POR	11/10/2011
34	36	Thunderbolt Host (1 of 2)	J11_MLB	09/30/2011
35	37	Thunderbolt Host (2 of 2)	J11_MLB	10/04/2011
36	38	TBT Power Support	J13_MLB_NON_POR	11/10/2011
37	40	X21 WIRELESS CONNECTOR	J11_MLB	10/11/2011
38	45	SSD CONNECTOR	J13_MLB_NON_POR	10/17/2011
39	46	External A USB3 Connector	J11_MLB	09/30/2011
40	47	Left I/O (LIO) Connector	J13_MLB_NON_POR	11/10/2011
41	49	SMC	J13_MLB_NON_POR	10/17/2011
42	50	SMC Support	J13_MLB_NON_POR	11/10/2011
43	51	LPC+SPI Debug Connector	J11_MLB	09/08/2011
44	52	SMBus Connections	J11_MLB	10/04/2011
45	53	Voltage & Load Side Current Sensing	J11_MLB	12/02/2011


Page	(.cna)	Contents	Sync	Date
46	54	High Side Current Sensing	J13_MLB_NON_POR	10/17/2011
47	55	Thermal Sensors	J11_MLB	08/03/2011
48	56	Fan	K21_MLB	07/28/2011
49	57	IPD / KBD Backlight	J13_MLB_NON_POR	11/10/2011
50	61	SPI ROM	K21_MLB	07/28/2011
51	62	AUDI0: SPEAKER AMP	J11_MLB	09/30/2011
52	69	DC-In & Battery Connectors	J13_MLB_NON_POR	11/10/2011
53	70	PBus Supply & Battery Charger	J13_MLB_NON_POR	11/10/2011
54	71	System Agent Supply	J13_MLB_NON_POR	10/17/2011
55	72	5V / 3.3V Power Supply	J13_MLB_NON_POR	10/17/2011
56	73	1.5V DDR3 Supply	J11_MLB	12/02/2011
57	74	CPU IMVP7 & AXG VCore Regulator	J11_MLB	10/14/2011
58	75	CPU IMVP7 & AXG VCore Output	J13_MLB_NON_POR	10/17/2011
59	76	CPU VCCIO (1.05V) Power Supply	J13_MLB_NON_POR	10/17/2011
60	77	Misc Power Supplies	K21_MLB	07/28/2011
61	78	Power FETs	K21_MLB	07/28/2011
62	79	Power Control 1/ENABLE	J13_MLB_NON_POR	11/10/2011
63	90	Internal DisplayPort Connector	K21_MLB	07/28/2011
64	94	Thunderbolt Connector A	J11_MLB	10/03/2011
65	97	LCD Backlight Driver	K21_MLB	07/28/2011
66	100	CPU Constraints	J13_CONSTRAINTS	01/11/2012
67	101	Memory Constraints	J13_CONSTRAINTS	01/11/2012
68	102	PCH Constraints 1	J13_CONSTRAINTS	01/11/2012
69	103	PCH Constraints 2	J13_CONSTRAINTS	01/11/2012
70	105	Thunderbolt Constraints	J13_CONSTRAINTS	01/11/2012
71	106	SMC Constraints	J13_CONSTRAINTS	01/11/2012
72	108	Project Specific Constraints	J13_CONSTRAINTS	01/11/2012
73	109	PCB Rule Definitions	J13_CONSTRAINTS	01/11/2012

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9277	1	SCHEM, MLB, J13	SCH	CRITICAL	
820-3209	1	PCBF, MLB, J13	PCB	CRITICAL	


DRAWING TITLE=MLB  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Thu Feb 23 17:52:06 2012

DRAWING TITLE		SCHEM, MLB, J13	
DRAWING NUMBER		051-9277	SIZE D
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 73	
IV ALL RIGHTS RESERVED			



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		2 OF 109	
		SHEET	
		2 OF 73	

# J13 POWER SYSTEM ARCHITECTURE



Revision History	
Apple Inc.	Drawing Number: 051-9277
Revision: 2.8.0	Size: D
Branch:	Page: 3 OF 109
Sheet: 3 OF 73	Sync Date: 11/10/2011

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

**BOM Variants**

BOM NUMBER	BOM NAME	BOM OPTIONS
085-3939	J13 MLB DEVELOPMENT BOM	J13_DEVEL_BOM
607-9090	CMN PTS,PCBA,MLB,J13	J13_CMNPTS
639-3552	PCBA,MLB,1.7GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.7GHZ,DDR3:RAMSUNG_4GB
639-3553	PCBA,MLB,1.5GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.5GHZ,DDR3:RAMSUNG_4GB
639-3554	PCBA,MLB,1.5GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.5GHZ,DDR3:HYNIX_4GB
639-3555	PCBA,MLB,1.5GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.5GHZ,DDR3:HYNIX_8GB
639-3556	PCBA,MLB,1.7GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-3557	PCBA,MLB,1.7GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:DYRQ,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-3645	PCBA,MLB,1.5GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F0TC,CPU:1.5GHZ,DDR3:ELPIDA_8GB
639-3644	PCBA,MLB,1.7GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F0TC,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-3760	PCBA,MLB,1.8GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:F25Q,CPU:1.8GHZ,DDR3:RAMSUNG_4GB
639-3761	PCBA,MLB,1.8GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:F25T,CPU:1.8GHZ,DDR3:HYNIX_8GB
639-3762	PCBA,MLB,1.8GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:F25T,CPU:1.8GHZ,DDR3:HYNIX_4GB
639-3763	PCBA,MLB,1.8GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F25P,CPU:1.8GHZ,DDR3:ELPIDA_8GB
639-3764	PCBA,MLB,2.0GHZ,SA 4GB,J13	J13_CMNPTS,EEEE:F25Q,CPU:2.0GHZ,DDR3:RAMSUNG_4GB
639-3765	PCBA,MLB,2.0GHZ,HY 8GB,J13	J13_CMNPTS,EEEE:F25R,CPU:2.0GHZ,DDR3:HYNIX_8GB
639-3766	PCBA,MLB,2.0GHZ,HY 4GB,J13	J13_CMNPTS,EEEE:F25R,CPU:2.0GHZ,DDR3:HYNIX_4GB
639-3767	PCBA,MLB,2.0GHZ,EL 8GB,J13	J13_CMNPTS,EEEE:F25P,CPU:2.0GHZ,DDR3:ELPIDA_8GB
639-3790	PCBA,MLB,1.7GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27V,CPU:1.7GHZ,DDR3:RAMSUNG_8GB
639-3791	PCBA,MLB,1.8GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27Q,CPU:1.8GHZ,DDR3:RAMSUNG_8GB
639-3792	PCBA,MLB,2.0GHZ,SA 8GB,J13	J13_CMNPTS,EEEE:F27R,CPU:2.0GHZ,DDR3:RAMSUNG_8GB
639-3793	PCBA,MLB,1.7GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27W,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-3794	PCBA,MLB,1.8GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27Y,CPU:1.8GHZ,DDR3:ELPIDA_4GB
639-3795	PCBA,MLB,2.0GHZ,EL 4GB,J13	J13_CMNPTS,EEEE:F27Y,CPU:2.0GHZ,DDR3:ELPIDA_4GB

**Bar Code Labels / EEEE #'s**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRK]	CRITICAL	EEEE:DYRK
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRL]	CRITICAL	EEEE:DYRL
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRM]	CRITICAL	EEEE:DYRM
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRN]	CRITICAL	EEEE:DYRN
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRP]	CRITICAL	EEEE:DYRP
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRQ]	CRITICAL	EEEE:DYRQ
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TC]	CRITICAL	EEEE:F0TC
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TD]	CRITICAL	EEEE:F0TD
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25N]	CRITICAL	EEEE:F25N
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25P]	CRITICAL	EEEE:F25P
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Q]	CRITICAL	EEEE:F25Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25R]	CRITICAL	EEEE:F25R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25T]	CRITICAL	EEEE:F25T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25V]	CRITICAL	EEEE:F25V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25W]	CRITICAL	EEEE:F25W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Y]	CRITICAL	EEEE:F25Y
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Q]	CRITICAL	EEEE:F27Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27R]	CRITICAL	EEEE:F27R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27T]	CRITICAL	EEEE:F27T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27V]	CRITICAL	EEEE:F27V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27W]	CRITICAL	EEEE:F27W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Y]	CRITICAL	EEEE:F27Y

D

D

C

C

B

B

A

A

**Sub BOM**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3939	1	J13 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-9090	1	CMN PTS,PCBA,MLB,J13	CMNPTS	CRITICAL	J13_CMNPTS

SYNC MASTER=J13 MLB SYNC DATE=07/27/2011

Revision History

DRAWING NUMBER	051-9277	SIZE	D
REVISION	2.8.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	4 OF 109	SHEET	4 OF 73

J13 BOM GROUPS

BOM GROUP	BOM OPTIONS
J13_COMMON	ALTERNATE, COMMON, J13_MISC, J13_DEBUG:ENG, J13_PROGPARTS, USBHUB2514B, EDP:YES, PCH_C1
J13_MISC	CPOMER_ELG:NO, HUB_NONREM, TWT, HNS:YES, PPSV2_DCN:NO, TPAD_PCH:NO, SKIP_SV3V1:INADISABLE, WPMR:14, TBTWV:P15V, LVDDR3_BH:YES, ARG_ACOUSTIC:NO
J13_PROGPARTS	BOOTROM_PROG, SMC_PROG, TBTROM:PROG
J13_DEVEL:ENG	ALTERNATE, MLT:ENG, XDP_CONN, XDP_CPU:8PM, XDP_PCH, LPCPLUS, DORVREF_DAC, VREFQ:LDO, VREFCA:LDO, VCCIOISNS_PROD, A18PORTISNS_PROD, HODIENS_PROD, LDCBLKTIENS_PROD
J13_DEVEL:PVT	LPCPLUS, XDP_CONN
J13_DEBUG:ENG	DEVEL_BOM, HODI: YES, XDP
J13_DEBUG:PVT	DEVEL_BOM, MLT:PROG, HODI: YES, XDP, XDP_CPU:8PM, VREFQ:LDO, VREFCA:LDO, VCCIOISNS_PROD, A18PORTISNS_PROD, HODIENS_PROD, LDCBLKTIENS_PROD
J13_DEBUG:PROG	MLT:PROG, HODI: YES, XDP, XDP_CPU:8PM, VREFQ:LDO, VREFCA:LDO, VCCIOISNS_PROD, A18PORTISNS_PROD, HODIENS_PROD, LDCBLKTIENS_PROD
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
3358065	1	IC, SERIAL SPI EEPROM, 256KBIT, 20MHZ, MLPS	U3690	CRITICAL	TBTROM:BLANK
34183475	1	IC, EEPROM, CR, V24-1, J11/J13	U3690	CRITICAL	TBTROM:PROG
33881098	1	IC, SMC12-A3, 40MHZ/50KOPS MCU, 9X9, 1578GA	U4900	CRITICAL	SMC_BLANK
33881065	1	IC, SMC12-49MHZ/50KOPS MCU, 9X9, 1578GA	U4900	CRITICAL	SMC_BLANK
34183433	1	IC, SMC_V2-1A43, Proto18, J13	U4900	CRITICAL	SMC_PROG
33580809	1	64 MBIT SPI SERIAL SERIAL 1/0 FLASH, MLC0104	U6100	CRITICAL	BOOTROM_BLANK
33580803	1	64 MBIT SPI SERIAL SERIAL 1/0 FLASH, MLC0104	U6100	CRITICAL	BOOTROM_BLANK
34183482	1	IC, EFI ROM, PROTO18, J13 J11	U6100	CRITICAL	BOOTROM_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Diodes alt to Toshiba
13880676	13880691		ALL	Murata alt to Samsung
37180709	37180652		ALL	ESP alt to NXP
13880671	13880673		ALL	Taiyo alt to Murata
37680790	37680928		ALL	TI alt to Fairchild
15281462	15281295		ALL	Toko alt for NEC inductor
15281085	15281307		ALL	Toko alt for Cystec
13880703	13880648		ALL	Murata alt to Taiyo Yuden
13880684	13880660		ALL	Murata alt to Taiyo Yuden
15281493	15281300		ALL	Colicraft alt to Murata

35383238	35381428		ALL	Intersil alt to OPAL333
37280186	37280185		ALL	ESP alt to Diodes
37681053	37680604		ALL	Diodes alt to Fairchild
37680855	37680613		ALL	Diodes alt to Toshiba
37680903	37680796		ALL	Fairchild alt to Siliconix
19780431	19780432		ALL	Epson alt to NDK
33784198	33784197		ALL	TDP 1.5GHZ alt to Nominal
33784236	33784196		ALL	TDP 1.7GHZ alt to Nominal
37180713	37180958		ALL	Diodes alt to ST Micro
12880333	998-4435		ALL	Sanyo alt to Kemet
12880357	998-4435		ALL	Sanyo alt to POS caps
998-4715	998-4435		ALL	Kemet_Rect alt to POS caps
998-4716	998-4435		ALL	Kemet_0045 Plate alt to POS caps

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2	DIE REV	CFG 3
4GB	0	A	0
8GB	1	B	1

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784197	1	IVB, QRP8, ES2, K0, 1.5, 17M, 2+2, 0.95, 4M, ULVB	U1000	CRITICAL	CPU:1.5GHZ
33784299	1	IVB, QCS5, QS, L0, 1.7, 17M, 2+2, 1.0, 3M, ULVBGA	U1000	CRITICAL	CPU:1.7GHZ
33784298	1	IVB, QCS4, QS, L0, 1.8, 17M, 2+2, 1.1, 3M, ULVBGA	U1000	CRITICAL	CPU:1.8GHZ
33784296	1	IVB, QCS2, QS, L0, 2.0, 17M, 2+2, 1.1, 4M, ULVBGA	U1000	CRITICAL	CPU:2.0GHZ
33784198	1	IVB, QRP8, ES2, K0, 1.5, 17M, 2+2, 0.95, 4M, ULVB	U1000	CRITICAL	CPU:1.5GHZTDP
33784236	1	IVB, QROP, RS2, K0, 1.7, 17M, 2+2, 1.0, 4M, ULVB, TDP	U1000	CRITICAL	CPU:1.7GHZTDP
33784165	1	IC, PCH, PPT-MB, SFF, ES1	U1800	CRITICAL	PCH_ES1
33784180	1	IC, PCH, PPT-MB, SFF, ES2, B0	U1800	CRITICAL	PCH_ES2
33784235	1	IC, PCH, PPT-MB, SFF, P-QS, C0	U1800	CRITICAL	PCH_CO
33784275	1	IC, PCH, PPT-MB, QS77, C1, QS	U1800	CRITICAL	PCH_C1
33881047	1	IC, TBT, CR-4C, ES1, 288 FCBGA, 12X12MM	U3600	CRITICAL	TWT

33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FBGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FBGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FBGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FBGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FBGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FBGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FBGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FBGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_8GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FBGA, D-DIE	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FBGA, D-DIE	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FBGA, D-DIE	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FBGA, D-DIE	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FBGA, C-DIE	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FBGA, C-DIE	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FBGA, C-DIE	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FBGA, C-DIE	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FBGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FBGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FBGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FBGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_8GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FBGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FBGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FBGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33380628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FBGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB

35382929	1	IC, 16L6239, BANCHEMGER, 38, 48XMM, QFN28	U7000	CRITICAL	
946-3115	1	MLB, DYNAX UV EB 0.22GRAM, R21	GLUE	CRITICAL	

PD Module Parts

806-3142	1	CAN, T29, J11/J13	TBTFFENCE	CRITICAL	
806-3215	1	CAN_COVER, T29, J11/J13	TBTTCOVER	CRITICAL	
806-3214	1	CAN_T0PSIDE, J11/J13	TBTTOPSIDE_IP	CRITICAL	
806-3706	1	CAN_T0PSIDE_2piece_Cover, J11/J13	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3705	1	CAN_T0PSIDE_2piece_Fence, J11/J13	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-3216	1	CAN_MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
806-2377	1	K78, mDP Spring	MDPSPRING	CRITICAL	NOSTUFF

SYNC MASTER=J30 MLB SYNC DATE=07/27/2011

PAGE TITLE

**BOM Configuration**

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D

REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 5 OF 109 SHEETS: 5 OF 73

Functional Test Points

J4001: AirPort / BT Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP3V3 WLAN F, WIFI\_EVENT\_I, PCIE AP R2D N, etc.

J5715: KB BKL/T CONNECTOR

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like KBDLED FB, KBDLED ANODE.

J4700: LIO Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP3V42 G3H ONEWIRE, PP3V3 S0 AUDIO, SYS ONEWIRE, etc.

J4800: SD Card Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP3V3 SW SD PWR, SD CLK, SD CMD, etc.

J5100: LPC+SPI Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP3V3 S5 LPCPLUS, PP5V S0 LPCPLUS, LPC AD<3..0>, etc.

J5600: Fan Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP5V S0 FAN, FAN\_RT\_TACH, FAN\_RT\_PWM.

J5700: IPD Flex Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP3V3 TPAD CONN, PP5V TPAD FILT, PP3V42 G3H TPAD, etc.

J6903: Speaker Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like SPKRAMP ROUT\_P, SPKRAMP ROUT\_N.

J6950: Battery Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PPVBAT G3H CONN, SMBUS BATT\_SCL, SMBUS BATT\_SDA, etc.

J9000: Internal DP Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PPVOUT SW LCDBKLT, PP3V3 SW LCD, I2C TCON\_SDA\_R, etc.

Misc Voltages & Control Signals

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PPBUS\_G3H, PPVIN\_SW\_TBTBST, PPBUS\_S5\_HS\_COMPUTING\_ISNS, etc.

J4501: SATA SSD Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP3V3\_S0\_SSD\_FLT, SATA SSD D2R\_P, SATA SSD D2R\_N, etc.

J6900: DC-In Connector

Table with columns: FUNC\_TEST, Pin, Signal Name, Pin, Signal Name. Includes tests like PP18V5 DCIN CONN, PP5V S3 LIO CONN.

NO\_TEST Nets

Table listing various test points and signals that do not require testing, such as VCCSAS0\_SREF, VCCSAS0\_SET1\_R, VCCSAS0\_SETO, VCCSAS0\_SET1, etc.


Table listing test points and signals for various components, including TP EDP\_TX\_P<0..3>, TP EDP\_TX\_N<0..3>, TP EDP\_AUX\_P, etc.

Table listing test points and signals for various components, including TP PCIE\_CLK100M\_PEA4, TP PCIE\_CLK100M\_PEA5, TP PCIE\_CLK100M\_PEA6, etc.

Table listing test points and signals for various components, including TP\_PCH\_TP18, TP\_PCH\_TP17, TP\_PCH\_TP16, etc.

Table listing test points and signals for various components, including PCH\_VSS\_NCTF<1>, PCH\_VSS\_NCTF<2>, PCH\_VSS\_NCTF<3>, etc.

Functional Test / No Test summary box containing Apple Inc. logo, drawing number 051-9277, revision 2.8.0, and a notice of proprietary property.



SYNC MASTER=K21 MLB SYNC DATE=07/29/2011

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D


REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 8 OF 109

SHEET: 7 OF 73


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo





USB/SD Card Pogo





Digital Ground





Can Slots





2x TBT pin diodes



2x MDP Connector



2x TBT chip



2x USB Connector

Unused PPT

Table of unused PPT signals including PCIE CLK100M ENET N, PCIE CLK100M ENET P, PCIE CLK100M FW N, etc.

Table of unused MEM signals including MEM A CLK P<1>, MEM A CLK N<1>, MEM B CLK P<1>, etc.

Table of unused ENET and SATARDRV signals including ENET LOW PWR PCH, SATARDRV EN, TP PCH CLKOUT DPW, etc.

Unused USB

Table of unused USB signals including USB\_EXTC\_P, USB\_EXTC\_N, USB3\_EXTC\_RX\_P, etc.

Unused PGOOD signal

Table of unused PGOOD signals including TP\_P1V5S3RS0\_RAMP\_DONE, TP\_DDRREG\_PGOOD





SATA Aliases

Table of unused SATA ODD signals including SATA\_ODD\_R2D\_C\_P, SATA\_ODD\_R2D\_C\_N, SATA\_ODD\_D2R\_P, etc.

SSD PCIE Signals

Table of SSD PCIE signals including PEG\_D2R\_P<1..0>, PEG\_D2R\_N<1..0>, PEG\_R2D\_C\_P<1..0>, etc.

CPU signals



LVDS Aliases

Table of LVDS aliases including TP\_LVDS\_IG\_B\_CLKP, TP\_LVDS\_IG\_B\_CLKN, NC\_LVDS\_IG\_B\_DATAP<0..3>, etc.

SMC Aliases

Table of unused SMC signals including SMC\_SYS\_LED, IR\_RX\_OUT\_RC

Table of PCIE TBT signals including NC\_PCIE\_5\_R2D\_CP, NC\_PCIE\_6\_R2D\_CP, NC\_PCIE\_7\_R2D\_CP, etc.

TBT DP Ports

Table of TBT DP ports including DPB\_IG\_HPD, DPA\_IG\_HPD, DP\_TBTSNK0\_AUXCH\_C\_P, etc.




Table of TBT B signals including TBT\_B\_LSTX connected to NC\_TBT\_B\_LSTX

Signal Aliases table with Apple Inc. logo, drawing number 051-9277, revision 2.8.0, and page 9 of 109.



NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

D

C

B

A

D

C

B

A


OMIT TABLE CRITICAL

OMIT TABLE CRITICAL

U1000  
IVY-BRIDGE  
2C-35W  
BGA  
(1 OF 9)

U1000  
BGA  
(5 OF 9)  
RESERVED  
IVY-BRIDGE  
2C-35W

MIN LINE WIDTH=0.3 MM  
MIN SPACE WIDTH=0.2 MM  
VOLTAGE=0.75V





Intel Doc 467283 ChiefRiver Platform design guild rev0.71 section 2.2.12 recommendation.

NOTE: eDP COMPIO and eDP ICOMPO can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor. (refer to latest Processor EDP specifications).

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



FOR IVYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER XRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVN 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED

SYNC MASTER=J13 MLB NON POR SYNC DATE=10/17/2011

CPU DMI/PEG/FDI/RSVD


Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D


REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 10 OF 109 SHEET: 9 OF 73



SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE <b>CPU CLOCK/MISC/JTAG</b>			
DRAWING NUMBER <b>051-9277</b>		SIZE <b>D</b>	
REVISION <b>2.8.0</b>		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE <b>11 OF 109</b>		SHEET <b>10 OF 73</b>	



OMIT TABLE  
CRITICAL

OMIT TABLE  
CRITICAL

U1000  
BGA  
(3 OF 9)

U1000  
BGA  
(4 OF 9)

IVY-BRIDGE  
2C-35W

IVY-BRIDGE  
2C-35W

MEMORY CHANNEL A

MEMORY CHANNEL B

SYNC MASTER=J30 MLB SYNC DATE=07/27/2011

**CPU DDR3 INTERFACES**


Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D


REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 12 OF 109  
SHEET: 11 OF 73



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
<b>CPU POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		13 OF 109	
		SHEET	
		12 OF 73	





SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
<b>CPU GROUNDS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	14 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	13 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Processor Load Line : -2.9 mOhms

### CPU VCORE DECOUPLING


Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

12 9 7 =PPVCORE\_S0\_CPU




PLACEMENT\_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT\_NOTE (C1667-C1679):

PLACEMENT\_NOTE (C1640-C1645):




### CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF



PLACEMENT\_NOTE (C1684-C1697):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805a

### CPU VCCPLL DECOUPLING

Intel recommendation (Section 6.4): 2x 1uF, 1x 330uF

PLACEMENT\_NOTE (C1646-C1671):

Place near U1000 on top side



CPU VCCPLL Low pass filter


CPU DECOUPLING-I		
Apple Inc.	DRAWING NUMBER	051-9277
	REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	16 OF 109
	SHEET	14 OF 73

VAXG DECOUPLING


Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)


PLACEMENT\_NOTE (C1700-C1710):



PLACEMENT\_NOTE (C1711-C1716):



PLACEMENT\_NOTE (C1717-C1722):




PLACEMENT\_NOTE (C1723-C1724):



CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT\_NOTE (C1738-C1747):



Place close to U1000 on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF

PLACEMENT\_NOTE (C1758-C1762):












PAGE TITLE		DRAWING NUMBER		SIZE
CPU DECOUPLING-II		051-9277		D
Apple Inc.		REVISION		
		2.8.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 109		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 73		
IV ALL RIGHTS RESERVED				



OMIT\_TABLE

**U1800**  
PCH-PPT-MB-SFF-ES1




Unused clock terminations for FCIM Mode

PCIE CLK100M ENET N	AD48	CLKOUT_PCIE0N
PCIE CLK100M ENET P	AD50	CLKOUT_PCIE0P
SSD CLKREQ L	M4	PCIECLKRQ0*/GPIO73
PCIE CLK100M FW N	AE49	CLKOUT_PCIE1N
PCIE CLK100M FW P	AE51	CLKOUT_PCIE1P
FW CLKREQ L	U8	PCIECLKRQ1*/GPIO18
PCIE CLK100M AP N	AD40	CLKOUT_PCIE2N
PCIE CLK100M AP P	AD42	CLKOUT_PCIE2P
AP CLKREQ L	T4	PCIECLKRQ2*/GPIO20
PCIE CLK100M EXCARD N	AA49	CLKOUT_PCIE3N
PCIE CLK100M EXCARD P	AA51	CLKOUT_PCIE3P
EXCARD CLKREQ L	B8	PCIECLKRQ3*/GPIO25
TP PCIE CLK100M PE4N	Y48	CLKOUT_PCIE4N
TP PCIE CLK100M PE4P	Y50	CLKOUT_PCIE4P
JTAG DPMUXUC_TRST L	M19	PCIECLKRQ4*/GPIO26
PCIE CLK100M SSD N	AB40	CLKOUT_PCIE5N
PCIE CLK100M SSD P	AB42	CLKOUT_PCIE5P
ENET CLKREQ L	K8	PCIECLKRQ5*/GPIO44 (IPU-RSMRST#)
TP PCIE CLK100M PEBN	AF40	CLKOUT_PEG_B_N
TP PCIE CLK100M PE4P	AF42	CLKOUT_PEG_B_P
PEG_CLKREQ L	C4	PEG_B_CLKRQ*/GPIO56
PCIE CLK100M N	AB44	CLKOUT_PCIE6N
PCIE CLK100M P	AB46	CLKOUT_PCIE6P
PEG_CLKREQ L	J3	PCIECLKRQ6*/GPIO45
PCIE CLK100M TBT N	W44	CLKOUT_PCIE7N
PCIE CLK100M TBT P	W46	CLKOUT_PCIE7P
TBT CLKREQ L	H4	PCIECLKRQ7*/GPIO46 (IPU-RSMRST#)
ITPCPU_CLK100M N	AR12	CLKOUT_ITPXPDP_N
ITPCPU_CLK100M P	AR10	CLKOUT_ITPXPDP_P


CONNECT TO ENET\_MEDIA\_SENSE VIA ALIAS IF HDA = 3.3V.  
CONNECT TO ENET\_MEDIA\_SENSE VIA 12K R IF HDA = 1.5V.  
IF HDA = S0, MUST ALSO ENSURE THAT SIGNAL CANNOT BE HIGH IN S3.

Apple Inc.  
DRAWING NUMBER 051-9277  
REVISION 2.8.0  
PAGE 18 OF 109  
SHEET 16 OF 73





SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE			
PCH DMI/FDI/PM/Graphics			
DRAWING NUMBER		051-9277	
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		17 OF 73	
IV ALL RIGHTS RESERVED			



OMIT\_TABLE

NCX	TP	U1800	TP	RSVD
BH24	TP1	PCH-PPPT-MB-SFF-ES1	AU6	X NC
BK24	TP2	BGA	AU8	X NC
BH20	TP3	QP8D-MM915462	AW1	X NC
BK16	TP4	(5 OF 10)	AW3	X NC
BH16	TP5		AY2	X NC
AN42	TP6		AY4	X NC
AN40	TP7		AY6	X NC
AR40	TP8		AY8	X NC
AR42	TP9		BA1	X NC
D20	TP10		BA3	X NC
M30	TP11		BB6	X NC
E3	TP12		BC1	X NC
AM4	TP13		BC3	X NC
AT4	TP14		BD2	X NC
AT2	TP15		BD4	X NC
AD10	TP16		BE1	X NC
B24	TP17		BE3	X NC
D24	TP18		BE6	X NC
AD44	TP19		BF6	X NC
AD46	TP20		BF7	X NC
BJ48	TP21		BG1	X NC
BL7	TP22		BG3	X NC
W40	TP23		BH3	X NC
K30	TP24		BH4	X NC
			BJ4	X NC
			BJ5	X NC
			BJ7	X NC
			BK6	X NC
			BL5	X NC

SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PCH PCI/USB/TP/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	20 OF 109		SHEET
			18 OF 73

8

7

6

5

4

3

2

1

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.  
Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C






C

B


B

A


A




PAGE TITLE		SYNC DATE=09/16/2011	
PCH GPIO/MISC/NCTF		DRAWING NUMBER	SIZE
Apple Inc.		051-9277	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.8.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		21 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		19 OF 73	



SYNC MASTER=J11 MLB		SYNC DATE=09/30/2011	
PAGE TITLE <b>PCH POWER</b>			
Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	22 OF 109
		SHEET	20 OF 73




SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
<b>PCH GROUNDS</b>			
		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 109
		SHEET	21 OF 73



SYNC MASTER=J11 MLB SYNC DATE=10/03/2011

PCB DECOUPLING		
	DRAWING NUMBER	051-9277
	REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		22 OF 73
IV ALL RIGHTS RESERVED		



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP\_DBRESET L pulled-up to 3.3V on PCH Support Page

1K series R on PCH Support Page

(R2560-R2563)

XDP_CPU:TDO	R2510	51	1	2	5%	1/16W MF-LF	402
XDP_CPU:TDI	R2511	51	1	2	5%	1/16W MF-LF	402
XDP_CPU:TMS	R2512	51	1	2	5%	1/16W MF-LF	402
XDP_CPU:TCK	R2513	51	1	2	5%	1/16W MF-LF	402
XDP_CPU:TRST L	R2514	51	1	2	5%	1/16W MF-LF	402

(R2564-R2567)

CPU_CFG<12>	R2564	0	1	2	5%	1/16W MF-LF	402
CPU_CFG<13>	R2565	0	1	2	5%	1/16W MF-LF	402
CPU_CFG<14>	R2566	0	1	2	5%	1/16W MF-LF	402
CPU_CFG<15>	R2567	0	1	2	5%	1/16W MF-LF	402

CPU_PWRGD	R2500	1K	1	2	5%	1/20W MF	201
PM_PWRBTN L	R2502	0	1	2	5%	1/20W MF	201
CPU_CFG<0>	R2501	1K	1	2	5%	1/20W MF	201
PM_PCH_SYS_PWROK	R2504	330	1	2	5%	1/16W MF-LF	402

(R2520-R2537)

XDP_DA0 USB_EXTD_OC L	R2520	33	1	2	5%	1/20W MF	201
XDP_DA1 USB_EXTB_OC L	R2521	33	1	2	5%	1/20W MF	201
XDP_DA2 USB_EXTC_OC L	R2522	33	1	2	5%	1/20W MF	201
XDP_DA3 USB_EXTD_OC L	R2523	33	1	2	5%	1/20W MF	201
XDP_DB0 USB_EXTB_OC_EHCI L	R2524	33	1	2	5%	1/20W MF	201
XDP_DB1 USB_EXTD_OC_EHCI L	R2525	33	1	2	5%	1/20W MF	201
XDP_DB2 AP_PWR_EN	R2526	33	1	2	5%	1/20W MF	201
XDP_DB3 SDCONN_STATE_CHANGE	R2527	33	1	2	5%	1/20W MF	201
XDP_FC0	R2528	33	1	2	5%	1/20W MF	201
XDP_FC1	R2529	33	1	2	5%	1/20W MF	201
XDP_DC0 ISOLATE_CPU_MEM L	R2530	33	1	2	5%	1/20W MF	201
XDP_DC1 MXM_GOOD	R2531	33	1	2	5%	1/20W MF	201
XDP_DC2 DP_AUXCH_ISOL	R2532	33	1	2	5%	1/20W MF	201
XDP_DC3 SATARDVRV_EN	R2533	33	1	2	5%	1/20W MF	201
XDP_DD0 DP_GPU_TBT_SEL	R2534	33	1	2	5%	1/20W MF	201
XDP_DD1 JTAG_ISP_TCK	R2535	33	1	2	5%	1/20W MF	201
XDP_DD2 AUD_IPHS_SWITCH_EN	R2536	33	1	2	5%	1/20W MF	201
XDP_DD3 ENET_LOW_PWR	R2537	33	1	2	5%	1/20W MF	201

PCH/XDP Signal Isolation Notes:  
 - Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.  
 Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.  
 - For isolated GPIOs:  
 - 'Output' non-XDP signals require pulls.  
 - 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

ALL_SYS_PWRGD	R2584	1K	1	2	5%	1/20W MF	201
PM_PWRBTN L	R2585	0	1	2	5%	1/20W MF	201

XDP_PCH:TDO	R2550	51	2	2	5%	1/20W MF	201
XDP_PCH:TDI	R2551	51	2	2	5%	1/20W MF	201
XDP_PCH:TMS	R2552	51	2	2	5%	1/20W MF	201
XDP_PCH:TCK	R2556	51	2	2	5%	1/20W MF	201

XDP_PCH:TDO	R2550	51	2	2	5%	1/20W MF	201
XDP_PCH:TDI	R2551	51	2	2	5%	1/20W MF	201
XDP_PCH:TMS	R2552	51	2	2	5%	1/20W MF	201
XDP_PCH:TCK	R2556	51	2	2	5%	1/20W MF	201

ITPCLK/HOOK4	R2515	0	1	2	5%	1/20W MF	201
ITPCLK/HOOK5	R2516	0	1	2	5%	1/20W MF	201
XDP_CPU_CLK100M_P	R2515	0	1	2	5%	1/20W MF	201
XDP_CPU_CLK100M_N	R2516	0	1	2	5%	1/20W MF	201
XDP_CPU_RESET L	R2505	1K	1	2	5%	1/20W MF	201

Non-XDP Signals

XDP_DA0_PCH_GPIO059_USB_EXTD_OC L	R2590	0	1	2	5%	1/20W MF	201
XDP_DA1_PCH_GPIO040_USB_EXTB_OC L	R2592	0	1	2	5%	1/20W MF	201
XDP_DB2_PCH_GPIO10_AP_PWR_EN	R2596	0	1	2	5%	1/20W MF	201
XDP_DB3_PCH_GPIO14_SDCONN_STATE_CHANGE	R2597	0	1	2	5%	1/20W MF	201
XDP_DC0_PCH_GPIO28_ISOLATE_CPU_MEM L	R2570	0	1	2	5%	1/20W MF	201
XDP_DC2_PCH_GPIO21_DP_AUXCH_ISOL	R2572	0	1	2	5%	1/20W MF	201
XDP_DD1_PCH_GPIO37_JTAG_ISP_TCK	R2575	0	1	2	5%	1/20W MF	201
XDP_DD2_PCH_GPIO16_AUD_IPHS_SWITCH_EN_PCH	R2576	0	1	2	5%	1/20W MF	201
XDP_FC1_PCH_GPIO0	R2574	1K	1	2	5%	1/20W MF	201

XDP_PCH:TDO	R2550	51	2	2	5%	1/20W MF	201
XDP_PCH:TDI	R2551	51	2	2	5%	1/20W MF	201
XDP_PCH:TMS	R2552	51	2	2	5%	1/20W MF	201
XDP_PCH:TCK	R2556	51	2	2	5%	1/20W MF	201

PAGE TITLE		SYNC DATE=10/17/2011	
CPU & PCH XDP		DRAWING NUMBER	051-9277
Apple Inc.		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	25 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	23 OF 73
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




BOM GROUP		BOM OPTIONS	
HUB_ALLREM		HUB_NONREM1_0, HUB_NONREM0_0	
HUB_1NONREM		HUB_NONREM1_0, HUB_NONREM0_1	
HUB_2NONREM		HUB_NONREM1_1, HUB_NONREM0_0	
HUB_3NONREM		HUB_NONREM1_1, HUB_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable


**BOM TABLE**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880983	1	IC,USB2512B,USB 2.0 HUB CNTRL,36-QFN	U2600	CRITICAL	USBHUB2512B
33880923	1	IC,USB2513B,USB 2.0,HUB CNTRL,3PRT,46QFN	U2600	CRITICAL	USBHUB2513B
33880824	1	IC,USB2514B,USB 2.0,HUB CNTRL,4PRT	U2600	CRITICAL	USBHUB2514B

TO CONNECT TP/KB TO PCH XHCI  
NOSTUFF R2611 & R2615, STUFF R2621 & R2622, R2616 & R2617





**USB XHCI/EHCI2 PORT MUX FOR EXT B**




PAGE TITLE		SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
<b>USB HUB &amp; MUX</b>			DRAWING NUMBER	051-9277	SIZE
Apple Inc.			REVISION	2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	26 OF 109	
			SHEET	24 OF 73	




### System RTC Power Source & 32kHz / 25MHz Clock Generator




### GPIO Glitch Prevention




### PCH Reset Button



### Platform Reset Connections Unbuffered




### Buffered



Scrub for layout optimization

### PCH ME Disable Strap






PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PAGE TITLE		DRAWING NUMBER		SIZE
Clock (CK505) and Chipset Support		051-9277		D
Apple Inc.		REVISION		2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		27 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		25 OF 73
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
 MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
 MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
to	1	0	1	1	1			
2	0	0	0	1	1	0		
3	0	0	0	1	X	0		
S3	4	0	0	1	X	0		
to	5	0	1	1	0 (*)	1		
6	0	1	1	1	1	1		
S0	7	1	1	1	1	CPUMEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYMC MASTER#113 MEM\_S03\_V02 SYMC DATE#11/10/2011

CPU Memory S3 Support


Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D


REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 28 OF 109 SHEET: 26 OF 73




A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL




SYNC MASTER=K21.MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (0-31)			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	27 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL




SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		30 OF 109	
		SHEET	
		28 OF 73	




A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
<b>DDR3 DRAM CHANNEL B (0-31)</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9277	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2.8.0	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		31 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		29 OF 73	




A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL



SYNCH MASTER#11 MEM		SYNCH DATE#07/28/2011	
PAGE TITLE			
<b>DDR3 DRAM CHANNEL B (32-63)</b>			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE
	REVISION	2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Must not enable more than two SO-DIMM margining buffers at once or Vref source may be overloaded.



**Page Notes**

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 DDRVREF\_DAC - Stuffs Apple margining circuit.  
 VREFDQ:LDO - LDO outputs sent to DQ inputs.  
 VREFDQ:LDO\_DAC - Margined LDO outputs sent to DQ inputs.  
 VREFDQ:M1\_M3 - CPU margined DDR voltage divider sent to DQ inputs.  
 VREFDQ:M1\_DAC - DAC margined DDR voltage divider sent to DQ inputs.  
 VREFCA:LDO - LDO outputs sent to CA inputs.  
 VREFCA:LDO\_DAC - DAC margined LDO outputs sent to CA inputs.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	1	RES,HP,1/20W,0.0 OHM,S,0201,SMD	R3303,R3360		VREFDQ:LDO
11780002	2	RES,HP,1/20W,0.0 OHM,S,0201,SMD	R3309,R3305		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880012	4	RES,HP,180HM,1,1/20W,0201	R3321,R3322,R3311,R3312		VREFDQ:M1_DAC
11880303	1	RES,HP,3320HM,1,1/20W,0201	R3304		VREFDQ:M1_DAC


	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)				1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)				1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)				0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xF4)
VRef current:	+3.4mA - -3.4mA (- = sourced)				+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output				8.59mV / step @ output	1.51mV / step @ output

SYMC MASTER:111 MBR SYMC DATE:08/04/2011  
 PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.


DRAWING NUMBER: 051-9277  
 REVISION: 2.8.0  
 PAGE: 33 OF 109  
 SHEET: 31 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED



JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

**MEM CLOCK TERMINATION**  
Place RC end termination after last DRAM  
Place Source Term at neckdown at first DRAM



=PP0V75\_S0\_MEM\_VTT\_A

MEM_A_CKE<1>	RP3401	36 1	8	5% 1/32W 4X0201	C3480	0.47UF
MEM_A_CKE<0>	RP3401	36 2	7	5% 1/32W 4X0201	C3482	0.47UF
MEM_A_ODT<1>	RP3401	36 3	6	5% 1/32W 4X0201	C3483	0.47UF
MEM_A_RAS_L	RP3402	36 4	5	5% 1/32W 4X0201	C3484	0.47UF
MEM_A_A<3>	RP3402	36 2	7	5% 1/32W 4X0201	C3485	0.47UF
MEM_A_A<12>	RP3402	36 3	6	5% 1/32W 4X0201	C3486	0.47UF
MEM_A_BA<1>	RP3402	36 4	5	5% 1/32W 4X0201	C3487	0.47UF
MEM_A_ODT<0>	RP3405	36 1	8	5% 1/32W 4X0201	C3488	0.47UF
MEM_A_CAS_L	RP3405	36 2	7	5% 1/32W 4X0201	C3489	0.47UF
MEM_A_A<5>	RP3405	36 3	6	5% 1/32W 4X0201		
MEM_A_WE_L	RP3403	36 4	5	5% 1/32W 4X0201		
MEM_A_A<10>	RP3403	36 2	7	5% 1/32W 4X0201		
MEM_A_A<4>	RP3403	36 3	6	5% 1/32W 4X0201		
MEM_A_CS_L<0>	RP3403	36 4	5	5% 1/32W 4X0201		
MEM_A_CS_L<1>	RP3404	36 1	8	5% 1/32W 4X0201		
MEM_A_A<1>	RP3404	36 2	7	5% 1/32W 4X0201		
MEM_A_BA<0>	RP3404	36 3	6	5% 1/32W 4X0201		
MEM_A_A<7>	RP3404	36 4	5	5% 1/32W 4X0201		
MEM_A_A<15>	RP3406	36 1	8	5% 1/32W 4X0201		
MEM_A_A<9>	RP3406	36 2	7	5% 1/32W 4X0201		
MEM_A_BA<2>	RP3406	36 3	6	5% 1/32W 4X0201		
MEM_A_A<11>	RP3407	36 4	5	5% 1/32W 4X0201		
MEM_A_A<6>	RP3407	36 1	8	5% 1/32W 4X0201		
MEM_A_A<13>	RP3407	36 2	7	5% 1/32W 4X0201		
MEM_A_A<14>	RP3407	36 3	6	5% 1/32W 4X0201		
MEM_A_A<8>	RP3407	36 4	5	5% 1/32W 4X0201		

=PP0V75\_S0\_MEM\_VTT\_B

MEM_B_CKE<0>	RP3413	36 1	8	5% 1/32W 4X0201	C3481	0.47UF
MEM_B_A<8>	RP3410	36 1	8	5% 1/32W 4X0201	C3460	0.47UF
MEM_B_CS_L<1>	RP3409	36 1	8	5% 1/32W 4X0201	C3461	0.47UF
MEM_B_A<1>	RP3411	36 4	5	5% 1/32W 4X0201	C3462	0.47UF
MEM_B_CS_L<0>	RP3409	36 3	6	5% 1/32W 4X0201	C3463	0.47UF
MEM_B_A<13>	RP3410	36 3	6	5% 1/32W 4X0201	C3464	0.47UF
MEM_B_A<19>	RP3408	36 4	5	5% 1/32W 4X0201	C3465	0.47UF
MEM_B_RAS_L	RP3413	36 3	6	5% 1/32W 4X0201	C3466	0.47UF
MEM_B_A<7>	RP3411	36 2	7	5% 1/32W 4X0201	C3467	0.47UF
MEM_B_CKE<1>	RP3413	36 4	5	5% 1/32W 4X0201	C3477	0.47UF
MEM_B_A<9>	RP3411	36 3	6	5% 1/32W 4X0201		
MEM_B_CAS_L	RP3409	36 4	5	5% 1/32W 4X0201		
MEM_B_A<0>	RP3408	36 2	7	5% 1/32W 4X0201		
MEM_B_A<3>	RP3408	36 3	6	5% 1/32W 4X0201		
MEM_B_ODT<0>	RP3409	36 2	7	5% 1/32W 4X0201		
MEM_B_A<6>	RP3410	36 4	5	5% 1/32W 4X0201		
MEM_B_BA<1>	RP3408	36 4	5	5% 1/32W 4X0201		
MEM_B_A<12>	RP3408	36 1	8	5% 1/32W 4X0201		
MEM_B_BA<1>	RP3410	36 2	7	5% 1/32W 4X0201		
MEM_B_A<14>	RP3410	36 2	7	5% 1/32W 4X0201		
MEM_B_A<2>	RP3414	36 2	7	5% 1/32W 4X0201		
MEM_B_A<4>	RP3414	36 1	8	5% 1/32W 4X0201		
MEM_B_ODT<1>	RP3413	36 2	7	5% 1/32W 4X0201		
MEM_B_A<5>	RP3414	36 3	6	5% 1/32W 4X0201		
MEM_B_A<11>	RP3411	36 1	8	5% 1/32W 4X0201		
MEM_B_BA<0>	RP3412	36 1	8	5% 1/32W 4X0201		
MEM_B_WE_L	RP3412	36 2	7	5% 1/32W 4X0201		
MEM_B_A<10>	RP3412	36 3	6	5% 1/32W 4X0201		
MEM_B_BA<2>	RP3412	36 4	5	5% 1/32W 4X0201		

SYNC MASTER=K21\_MLB SYNC DATE=07/28/2011  
PAGE TITLE


**DDR3 Bypassing/Termination**

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D  
REVISION: 2.8.0  
PAGE: 34 OF 109  
SHEET: 32 OF 73


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED






### SD Detect & Reset Logic

SDCONN DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit  
 Converts SDCONN from active-low level signal to active-high pulses  
 RESET\_IN\* must be pulled to GND if not used. SD detect logic will only function if Reset logic is low.




SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
<b>SecureDigital Card Reader</b>			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 109
		SHEET	33 OF 73



Thunderbolt Host (1 of 2)		SYNC DATE=09/30/2011
Apple Inc.	DRAWING NUMBER 051-9277	SIZE D
REVISION 2.8.0		
BRANCH		
PAGE 36 OF 109		
SHEET 34 OF 73		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



SYNC MASTER=J11 MLB		SYNC DATE=10/04/2011	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	37 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP18V\_TBT\_REG (18V Boost Output)  
 - =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTFWRCTL  
 - =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L

BOM options provided by this page:  
 TBTBST:Y - Stuffs 18V boost circuitry.


# TBT 15V Boost Regulator




## Supervisor & CLKREQ# Isolation



## 3.3V TBT "LC" Switch




## 1.05V TBT "LC" Switch




## TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.



## 1.05V TBT "CIO" Switch



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
<b>TBT Power Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
REVISION		051-9277	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		38 OF 109	
SHEET		36 OF 73	




3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	F-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (RDP)

**AIRPORT**

**BLUETOOTH**

SYNC MASTER=J11 MLB		SYNC DATE=10/11/2011	
PAGE TITLE			
<b>X21 WIRELESS CONNECTOR</b>		DRAWING NUMBER	051-9277
Apple Inc.		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PCIE/SATA GUMSTICK2 CONNECTOR



SYNC MASTER=J13 MLB NON POR		SYNC DATE=10/17/2011	
PAGE TITLE <b>SSD CONNECTOR</b>			
DRAWING NUMBER 051-9277		SIZE D	
REVISION 2.8.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 45 OF 109		SHEET 38 OF 73	

# Right USB Port A


## USB Port Power Switch



## Mojo SMC Debug Mux




SYNC MASTER=J11_MLB		SYNC DATE=09/30/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
<b>Left I/O (LIO) Connector</b>			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 109
		SHEET	40 OF 73






NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.


NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

PAGE TITLE		SYNC DATE=10/17/2011	
<b>SMC</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		41 OF 73	
IV ALL RIGHTS RESERVED			


### SMC Reset "Button", Supervisor & AVREF Supply



### Debug Power "Buttons"



### SMC Crystal Circuit




Note:  
ADC10 and ADC11 are shared with comparators on Stack Board.

- SMC\_ADC0 = SMC\_CPU\_VSENSE
- SMC\_ADC1 = SMC\_CPU\_ISENSE
- SMC\_ADC2 = SMC\_VCCSA\_VSENSE
- SMC\_ADC3 = SMC\_DCIN\_VSENSE
- SMC\_ADC4 = SMC\_DCIN\_ISENSE
- SMC\_ADC5 = SMC\_PBUS\_VSENSE
- SMC\_ADC6 = SMC\_HDD\_ISENSE
- SMC\_ADC7 = SMC\_BMON\_ISENSE
- SMC\_ADC8 = SMC\_HS\_COMPUTING\_ISENSE
- SMC\_ADC9 = SMC\_OTHER\_HI\_ISENSE
- SMC\_ADC10 = SMC\_1V5S3\_ISENSE
- SMC\_ADC11 = SMC\_CPUVCCIO\_ISENSE
- SMC\_ADC12 = SMC\_GFX\_VSENSE
- SMC\_ADC13 = SMC\_CPU\_SA\_ISENSE
- SMC\_ADC14 = SMC\_3V3S0\_ISENSE
- SMC\_ADC15 = SMC\_WLAN\_ISENSE
- SMC\_ADC16 = SMC\_LCDBKLT\_ISENSE
- SMC\_ADC17 = NC\_SMC\_ADC17
- SMC\_ADC18 = SMC\_GFX\_ISENSE
- SMC\_ADC19 = NC\_SMC\_ADC19
- SMC\_ADC20 = NC\_SMC\_ADC20
- SMC\_ADC21 = NC\_SMC\_ADC21
- SMC\_ADC22 = NC\_SMC\_ADC22
- SMC\_ADC23 = SMC\_ADC23
- SMC\_GFX\_OVERTEMP = NC\_SMC\_GFX\_OVERTEMP
- SMC\_GFX\_THROTTLE\_L = NC\_SMC\_GFX\_THROTTLE\_L
- SMC\_FAN\_1\_CTL = NC\_SMC\_FAN\_1\_CTL
- SMC\_FAN\_1\_TACH = NC\_SMC\_FAN\_1\_TACH
- ENET\_ASF\_GPIO = NC\_ENET\_ASF\_GPIO
- SMC\_MPM5\_LED\_PWR = NC\_SMC\_MPM5\_LED\_PWR
- SMC\_MPM5\_LED\_CHG = NC\_SMC\_MPM5\_LED\_CHG
- SYS\_TDM\_ONEWIRE = NC\_SYS\_TDM\_ONEWIRE
- SMC\_DP\_HPD\_L = NC\_SMC\_DP\_HPD\_L
- CHGR\_ACOK = SMC\_BC\_ACOK
- HISIDE\_ISENSE\_OC = NC\_HISIDE\_ISENSE\_OC
- SMBUS\_SMC\_4\_ASF\_SCL = NC\_SMBUS\_SMC\_4\_ASF\_SCL
- SMBUS\_SMC\_4\_ASF\_SDA = NC\_SMBUS\_SMC\_4\_ASF\_SDA
- BDV\_BKL\_PWM = NC\_BDV\_BKL\_PWM
- SMC\_PME\_S4\_DARK\_L = SDCONN\_STATE\_CHANGE\_SMC
- SMC\_T25\_EN\_L = NC\_SMC\_T25\_EN\_L
- PM\_CLK32K\_SUSCLK\_R1 = SMC\_CLK32K
- SMC\_DP\_HPD\_L = NC\_SMC\_DP\_HPD\_L
- CHGR\_ACOK = SMC\_BC\_ACOK
- HISIDE\_ISENSE\_OC = NC\_HISIDE\_ISENSE\_OC
- SMBUS\_SMC\_4\_ASF\_SCL = NC\_SMBUS\_SMC\_4\_ASF\_SCL
- SMBUS\_SMC\_4\_ASF\_SDA = NC\_SMBUS\_SMC\_4\_ASF\_SDA
- BDV\_BKL\_PWM = NC\_BDV\_BKL\_PWM
- SMC\_PME\_S4\_DARK\_L = SDCONN\_STATE\_CHANGE\_SMC
- SMC\_T25\_EN\_L = NC\_SMC\_T25\_EN\_L
- PM\_CLK32K\_SUSCLK\_R1 = SMC\_CLK32K


### SMC12 SPI Support

Series resistors are not stuffed until the topology of 2 SPI Masters are verified.




### SMC12 Eng Pkg Support


Eng Package requires 1.2V ON SMC\_ADC23 pin.



### BATLOW# Isolation



### SMC12 PEIC Support




Pin	Signal	Value	Notes
41	SMC_ODD_DETECT	R5066 33K	NO STUFF
41	SMC_PME_S4_DARK_L	R5067 100K	5% 1/20W MF 201
41-38-6	SMC_OOB1_TX_L	R5068 100K	NO STUFF
49-41-6	SMC_ONOFF_L	R5070 10K	5% 1/20W MF 201
41	G3_POWERON_L	R5072 10K	5% 1/20W MF 201
49-41-6	SMC_LID	R5071 100K	5% 1/20W MF 201
43-41-6	SMC_TX_L	R5073 10K	5% 1/20W MF 201
43-41-6	SMC_RX_L	R5074 100K	5% 1/20W MF 201
68-41-39	SMC_DEBUGPRT_TX_L	R5075 10K	5% 1/20W MF 201
68-41-39	SMC_DEBUGPRT_RX_L	R5076 100K	5% 1/20W MF 201
43-41-6	SMC_TMS	R5077 10K	5% 1/20W MF 201
43-41-6	SMC_TDO	R5078 10K	5% 1/20W MF 201
43-41-6	SMC_TDI	R5079 10K	5% 1/20W MF 201
43-41-6	SMC_TCK	R5080 10K	5% 1/20W MF 201
41	SMC_BIL_BUTTON_L	R5081 10K	5% 1/20W MF 201
42-41-6	SMC_BC_ACOK	R5087 100K	5% 1/20W MF 201
41	SMC_S5_PWRGD_VIN	R5092 100K	5% 1/20W MF 201
41	SMS_INT_L	R5093 10K	5% 1/20W MF 201
41	MEM_EVENT_L	R5014 10K	NO STUFF
42	CPU_THRMTRIP_3V3	R5017 100K	5% 1/20W MF 201
43-6	SMC_ROMBOOT	R5088	1K 5% 1/20W MF 201
62-41-17	SMC_ADAPTER_EN	R5085 10K	5% 1/20W MF 201
42-41	SMC_THRMTRIP	R5086 10K	5% 1/20W MF 201
41-36-25	SMC_DELAYED_PWRGD	R5091 100K	5% 1/20W MF 201
62-41	SMC_S4_WAKESRC_EN	R5090 100K	5% 1/20W MF 201
41-37-6	WIFI_EVENT_L	R5089 10K	5% 1/20W MF 201

SYNC MASTER=J13_MLB_NON_POR		SYNC DATE=11/10/2011	
<b>SMC Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9277	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2.8.0	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		50 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		42 OF 73	

D

D


### LPC+SPI Connector



C

C

### SPI Bus Series Termination




B

B

A

A

SYNC MASTER=J11_MLB		SYNC DATE=09/08/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9277	D
		REVISION	PAGE
		2.8.0	51 OF 109
		BRANCH	SHEET
			43 OF 73



**Internal DP**

Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)  
 Parade T-con - (0x10-0x1F or 0x30-0x3F)  
 DVR - (Write: 0x4E Read: 0x4F)

(\* = Multiple options)

	K21	K78
Samsung LGD	Y	*
Samsung LGD AUO	Y	*
Parade T-con	Y	N
DVR	Y	Y

**Left I/O Board**

ALS - (write: 0x72 Read: 0x73)  
 Finstack Temp - (Write: 0x92 Read: 0x93)

SYNCH MASTER(1) MBR SYNCH DATE:10/04/2011

Apple Inc.

**SMBus Connections**


DRAWING NUMBER: 051-9277 SIZE: D

REVISION: 2.8.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 52 OF 109  
 SHEET: 44 OF 73


**PBUS Voltage Sense Enable & Filter**




**CPU VCore Load Side Current Sense / Filter**




**GFX/IG VCore Load Side Current Sense / Filter**




**CPU SA Current Sense / Filter**




**VCCSA Voltage Sense / Filter**




**CPU Vcore Voltage Sense / Filter**




**GFX/IG Vcore Voltage Sense / Filter**



**CPU 1.05V VCCIO Current Sense / Filter**






**3.3V S0 FET Current Sense / Filter**



SYNC MASTER=J11 MLB		SYNC DATE=12/02/2011	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




D

D






C

C



B

B




A


A

High Side Current Sensing		DRAWING NUMBER	SIZE
Apple Inc.		051-9277	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.8.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## CPU Proximity Sensor




## TBT Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5485		HDDISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5495		LDCBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

## TBT, MLB Bottom & Inlet Proximity Sensors



SYNC MASTER=J11 MLB		SYNC DATE=08/03/2011	
PAGE TITLE <b>Thermal Sensors</b>			
DRAWING NUMBER <b>051-9277</b>		SIZE <b>D</b>	
REVISION <b>2.8.0</b>		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE <b>55 OF 109</b>		SHEET <b>47 OF 73</b>	


# FAN CONNECTOR




SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE Fan			
DRAWING NUMBER 051-9277		SIZE D	
REVISION 2.8.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 56 OF 109		SHEET 48 OF 73	



# IPD Flex Connector




# Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
 If LOW, keyboard backlight present  
 If HIGH, keyboard backlight not present  
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.

# Keyboard Backlight Connector



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
IPD / KBD Backlight		DRAWING NUMBER	051-9277
Apple Inc.		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K21_MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	50 OF 73
		SIZE	D

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ  
GAIN 6DB




D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1


SYNC MASTER=J11 MLB		SYNC DATE=09/30/2011	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 109
		SHEET	51 OF 73
		SIZE	D

MLB to LIO Power Cable Connector




Debug LEDs

(For development only)




Right Speaker Connector




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880560	1	RES, 1/20W, 50, 5000M, 1, 0201, SMD	R6912		MPM5: YES
11780008	1	RES, 1/20W, 10000M, 1, 0201, SMD	R6911		MPM5: YES

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



K16-Specific Battery Connector




DC-In & Battery Connectors

Apple Inc.

DRAWING NUMBER: 051-9277  
REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 69 OF 109  
SHEET: 52 OF 73



This node is powered through body diodes:  
 \* DCIN through Q7080.  
 \* FBUS through Q7085,  
 \* Charger TOP FETs and Q7055.

Need to stuff R7092 if either PP5v5\_DCIN:Yes or PP5v5\_VDDP are used

5.5v "G3Hot" Supply  
 For Erp Lot6 spec

PP5v5\_DCIN:Yes


ACIN pin threshold is 3.2V, +/- 50mV  
 DIVIDER SETS ACIN THRESHOLD AT 12.18V  
 Input impedance of ~40k meets sparkitecture requirements

30mA max load

Max Current = 8A  
 f = 400 kHz

\* R7051 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON \_P AND \_N. (FROM INTERSIL)

SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	70 OF 109
		SHEET	53 OF 73




INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V


$$OCP = R7141 \times 8.5\mu A / R7140$$

$$OCP = 8.5A$$

SYNC MASTER=J13 MLB NON POR SYNC DATE=10/17/2011  
 PAGE TITLE: System Agent Supply  
 Apple Inc. DRAWING NUMBER: 051-9277 SIZE: D  
 REVISION: 2.8.0  
 NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 71 OF 109  
 SHEET: 54 OF 73



SYNC MASTER=J13 MLB NON POR		SYNC DATE=10/17/2011	
PAGE TITLE			
<b>5V / 3.3V Power Supply</b>			
		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	72 OF 109
		SHEET	55 OF 73
		SIZE	D



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0460	1	RES, MF, 60.4KOHM, 1, 1/20W, 0201	R7316		LVDDR3_HW:YES


If LVDDR3\_HW:NO is turned ON, switch R2821 & R7971 back to the original value for 1.5V DDR unless 1V5R1V35\_SW is turned ON

DRAWING NUMBER		051-9277	SIZE	D
REVISION		2.8.0	BRANCH	
PAGE		73 OF 109	SHEET	
SHEET		56 OF 73		

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED






CPU IMVP7 & AXG VCore Regulator		DRAWING NUMBER	051-9277	SIZE	D
Apple Inc.		REVISION	2.8.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH			
II NOT TO REPRODUCE OR COPY IT		PAGE	74 OF 109		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	57 OF 73		
IV ALL RIGHTS RESERVED					

# CPU=IV Bridge ULV, AXG=GT2



PAGE TITLE		DRAWING NUMBER		SIZE
CPU IMPV7 & AXG VCore Output		051-9277		D
Apple Inc.		REVISION		2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		75 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		58 OF 73
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


# CPU VCCIO (1.05V S0) Regulator



$OCV = R7641 \times 8.5uA / R7640$   
 $OCV = 25.6A$   
 $V_{out} = 0.5V * (1 + R_a / R_b)$


CPU VCCIO (1.05V) Power Supply	
Apple Inc.	DRAWING NUMBER: 051-9277
REVISION: 2.8.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 76 OF 109	SHEET: 59 OF 73

### 1.8V S0 Regulator




### 1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




### 1.5V S0 LDO



### 1.05V S0 LDO



SYNC MASTER=K21.MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
<b>Misc Power Supplies</b>			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE
	REVISION	2.8.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 109
		SHEET	60 OF 73



**3.3V S4 FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS (ON)	26 mOhm @1.8V
LOADING	0.77 A (EDP)

**3.3V S0 FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS (ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)

**3.3V S3 FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS (ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)

**3.3V SUS FET**

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS (ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

**5V SUS FET**

MOSFET	SiA427
CHANNEL	P-TYPE 12V/8V
RDS (ON)	29 mOhm @4.5V
LOADING	100? mA (EDP)

**1.5V S3/S0 FET**

MOSFET	PQFN2X2
CHANNEL	N-TYPE
RDS (ON)	9.4 mOhm @4.5V
LOADING	5 A (EDP)

**5.0V S0 FET**

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS (ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K21 MLB SYNC DATE=07/28/2011

**Power FETs**

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D



REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 78 OF 109  
 SHEET: 61 OF 73

### S5 Rail Enables & PGOOD

=PP3V42\_G3H\_PWRCTL Internal pull-ups 100K +/- 20%




### S0 Rail PGOOD (BJT Version)



Worst-Case Thresholds:  
 Q2: 0.XXXV  
 Q3: 0.640V  
 3.3V w/Divider: 2.345V  
 Q4: 0.660V


### S0 Rail PGOOD Circuitry (ISL Version in development)

Thresholds:  
 VDD: 2.734V-3.010V  
 V2MON: 2.815V-3.099V  
 V3MON: 0.572V-0.630V  
 V4MON: 0.572V-0.630V




Mobile System Power State Table


State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKEUP_EN	PM_SUS_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S1_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S1AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (S3Batt)	1	0	0	0	0	0	0
Battery Off (S2Batt)	1	0	0	0	0	0	0



### S0 ENABLE




### 3.3V SUS Detect




### WLAN Enable Generation


"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.



### 3.3V, 5V S3 ENABLE




### CHGR VFRQ Generation



PAGE TITLE		SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
<b>Power Control 1/ENABLE</b>				DRAWING NUMBER	051-9277
Apple Inc.				REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				BRANCH	
				PAGE	79 OF 109
				SHEET	62 OF 73

8 7 6 5 4 3 2 1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
518S0829	1	CONNTRN=AX,P=0.4,30P,W=BOSS,HP	J9000		



LCD Connector  
 Internal DP Connector: 518S0787  
 OMIT TABLE  
 CRITICAL  
 J9000  
 CABLINE-CA  
 F-RT-SM


LED Backlight I/F  
 ↑  
 DisplayPort I/F

SYNC MASTER=K21.MLB		SYNC DATE=07/28/2011	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,HP,1/20W,17.8K,1,0201	R9410,R9413		TBTHV:P12V
118S0145	2	RES,HP,1/20W,17.8K,1,0201	R9411,R9414		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



### Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=J11 MLB		SYNC DATE=10/03/2011	
<b>Thunderbolt Connector A</b>			
Apple Inc.		DRAWING NUMBER <b>051-9277</b>	SIZE <b>D</b>
		REVISION <b>2.8.0</b>	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE <b>94 OF 109</b>	SHEET <b>64 OF 73</b>



PPBUS SW LCDBKLT FET	
MOSFET	FDC638APE
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, 0H	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, 0H	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K21 MLB SYNC DATE=07/28/2011

**LCD Backlight Driver**

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D

REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH: \_\_\_\_\_

PAGE: 97 OF 109

SHEET: 65 OF 73

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

Note: DisplayPort tables are on Page 103

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_P<3:0>
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_N<3:0>
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_P<3:0>
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_N<3:0>
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_P<7:0>
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_N<7:0>
CPU_45S	CPU_AGTL	CPU_AGTL	FDI_FSYNC<1..0>
CPU_45S	CPU_AGTL	CPU_AGTL	FDI_LSYNC<1..0>
CPU_45S	CPU_AGTL	CPU_AGTL	FDI_INT
CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD
CPU_45S	CPU_ITP	CPU_ITP	XDP_DBRESET_L
CPU_45S	CPU_ITP	CPU_ITP	XDP_CPU_PRDY_L
CPU_45S	CPU_ITP	CPU_ITP	XDP_CPU_PREQ_L
CPU_27P4S	CPU_COMP	CPU_COMP	EDP_COMP
CPU_27P4S	CPU_COMP	CPU_COMP	CPU_PEG_COMP
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>
CPU_45S	CPU_ITP	CPU_ITP	CPU_CFG<11..0>
CPU_CATER_L	CPU_45S	CPU_AGTL	CPU_CATER_L
CPU_VCCIO_SEL	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD
PM_THRMTRIP_L	CPU_45S	CPU_SMIT	PM_THRMTRIP_L
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPU_TRST_L
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM_L<3..0>
XDP_BPM_L_R_CFG	CPU_45S	CPU_ITP	XDP_BPM_L<3..0>
XDP_BPM_L_R_CFG	CPU_45S	CPU_ITP	XDP_BPM_L<3..0>
(FSB_CPURST_L)	CPU_45S	CPU_ITP	CPU_CFG<15..12>
CPU_VCCSENSE	SENSE_ITO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE	SENSE_ITO1_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE	SENSE_ITO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE	SENSE_ITO1_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE	SENSE_ITO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE	SENSE_ITO1_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT_L
CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU_VIDSCLK
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<0>
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<0>
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_MUX_IN_P
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_MUX_IN_N
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<0>
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<0>
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_P
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_N
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_P<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_N<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<1>
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<1>
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<1>
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_F_P<3..0>
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_F_N<3..0>
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_P
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_N

DMI/FDI

PCIe SSD

DP

SYNC MASTER=113 CONSTRAINTS SYNC DATE=01/11/2012

CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-9277

REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 100 OF 109

SHEET: 66 OF 73

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=PWR_P2MM	?
MEM_2GND	*	=GND_P2MM	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

### PalPilot Spacing

=2x_DIELECTRIC
=5.7x_DIELECTRIC
=3x_DIELECTRIC
=4x_DIELECTRIC
=4x_DIELECTRIC
=8.6x_DIELECTRIC
=5.7x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=8.6x_DIELECTRIC

### "Real" Spacing

=2x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=6x_DIELECTRIC
=4x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=6x_DIELECTRIC

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	8 11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	8 11 27 28 32
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM A CKE<3..0>	11 27 28 32
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM A CS L<3..0>	11 27 28 32
MEM_A_CTRL	MEM_45S	MEM_CTRL	MEM A ODT<3..0>	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A A<15..0>	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A BA<2..0>	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A RAS L	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A CAS L	11 27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A WE L	11 27 28 32
MEM_A_DO_BYTE0	MEM_45S	MEM_A_DATA_0	MEM A DO<7..0>	11 27
MEM_A_DO_BYTE1	MEM_45S	MEM_A_DATA_1	MEM A DO<15..8>	11 27
MEM_A_DO_BYTE2	MEM_45S	MEM_A_DATA_2	MEM A DO<23..16>	11 27
MEM_A_DO_BYTE3	MEM_45S	MEM_A_DATA_3	MEM A DO<31..24>	11 27
MEM_A_DO_BYTE4	MEM_45S	MEM_A_DATA_4	MEM A DO<39..32>	11 28
MEM_A_DO_BYTE5	MEM_45S	MEM_A_DATA_5	MEM A DO<47..40>	11 28
MEM_A_DO_BYTE6	MEM_45S	MEM_A_DATA_6	MEM A DO<55..48>	11 28
MEM_A_DO_BYTE7	MEM_45S	MEM_A_DATA_7	MEM A DO<63..56>	11 28
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS P<0>	11 27
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS N<0>	11 27
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS P<1>	11 27
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS N<1>	11 27
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS P<2>	11 27
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS N<2>	11 27
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS P<3>	11 27
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS N<3>	11 27
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS P<4>	11 28
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS N<4>	11 28
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS P<5>	11 28
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS N<5>	11 28
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS P<6>	11 28
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS N<6>	11 28
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS P<7>	11 28
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS N<7>	11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	8 11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	8 11 29 30 32
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM B CKE<3..0>	11 29 30 32
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM B CS L<3..0>	11 29 30 32
MEM_B_CTRL	MEM_45S	MEM_CTRL	MEM B ODT<3..0>	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B A<15..0>	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B BA<2..0>	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B RAS L	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B CAS L	11 29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B WE L	11 29 30 32
MEM_B_DO_BYTE0	MEM_45S	MEM_B_DATA_0	MEM B DO<7..0>	11 29
MEM_B_DO_BYTE1	MEM_45S	MEM_B_DATA_1	MEM B DO<15..8>	11 29
MEM_B_DO_BYTE2	MEM_45S	MEM_B_DATA_2	MEM B DO<23..16>	11 29
MEM_B_DO_BYTE3	MEM_45S	MEM_B_DATA_3	MEM B DO<31..24>	11 29
MEM_B_DO_BYTE4	MEM_45S	MEM_B_DATA_4	MEM B DO<39..32>	11 30
MEM_B_DO_BYTE5	MEM_45S	MEM_B_DATA_5	MEM B DO<47..40>	11 30
MEM_B_DO_BYTE6	MEM_45S	MEM_B_DATA_6	MEM B DO<55..48>	11 30
MEM_B_DO_BYTE7	MEM_45S	MEM_B_DATA_7	MEM B DO<63..56>	11 30
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS P<0>	11 29
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS N<0>	11 29
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS P<1>	11 29
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS N<1>	11 29
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS P<2>	11 29
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS N<2>	11 29
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS P<3>	11 29
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS N<3>	11 29
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS P<4>	11 30
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS N<4>	11 30
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS P<5>	11 30
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS N<5>	11 30
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS P<6>	11 30
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS N<6>	11 30
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS P<7>	11 30
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS N<7>	11 30
MEM_PWR			PP1V5_S3RS0	6 7
MEM_PWR			PP1V5_S3	6 7
MEM_PWR			PP0V75_S3 MEM_VREFCA_A	27 28 31
MEM_PWR			PP0V75_S3 MEM_VREFDO_A	27 28 31

SYNC MASTER=113 CONSTRAINTS SYNC DATE=01/11/2012  
PAGE TITLE

### Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D  
REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 101 OF 109  
SHEET: 67 OF 73

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA3_PCH_TX	SATA3_PCH_TX	*	SATA3_TX2TX
SATA3_PCH_RX	SATA3_PCH_RX	*	SATA3_RX2RX
SATA3_PCH_TX	*_PCH_TX	*	SATA3_TX2OTHERTX
SATA3_PCH_RX	*_PCH_RX	*	SATA3_RX2OTHERRX
SATA3_PCH_TX	*_PCH_RX	*	SATA3_TX2RX
SATA3_PCH_RX	*_PCH_TX	*	SATA3_RX2TX
SATA3_PCH_TX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*	*	SATA3_2OTHER
SATA3_PCH_RX	*	*	SATA3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	*	=2.5x_DIELECTRIC	?
SATA3_RX2RX	*	=2.5x_DIELECTRIC	?
SATA3_TX2OTHERTX	*	=4x_DIELECTRIC	?
SATA3_RX2OTHERRX	*	=4x_DIELECTRIC	?
SATA3_TX2RX	*	=6x_DIELECTRIC	?
SATA3_RX2TX	*	=6x_DIELECTRIC	?
SATA3_2OTHERHS	*	=4x_DIELECTRIC	?
SATA3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

### UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.8

### USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER
USB3_PCH_RX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PCH	NET
	PHYSICAL	SPACING		
SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_P	16 38
SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_N	16 38
SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_P	38
SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_N	38
SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_P	6 38
SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_N	6 38
SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_P	16 38
SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_N	16 38
SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_P	38
SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_N	38
SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_P	6 38
SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_N	6 38
PCH_SATA_ICOMP	SATA_80D	SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P	18 24
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N	18 24
USB_BT	USB_80D	USB	USB_BT_P	24 37
USB_BT	USB_80D	USB	USB_BT_N	24 37
USB_BT	USB_80D	USB	USB_BT_CONN_P	6 37
USB_BT	USB_80D	USB	USB_BT_CONN_N	6 37
USB_BT	USB_80D	USB	USB_BT_WAKE_P	37
USB_BT	USB_80D	USB	USB_BT_WAKE_N	37
USB_TPAD	USB_80D	USB	USB_TPAD_P	49
USB_TPAD	USB_80D	USB	USB_TPAD_N	49
USB_TPAD	USB_80D	USB	USB_TPAD_CONN_P	6
USB_TPAD	USB_80D	USB	USB_TPAD_CONN_N	6
USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_P	24
USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_N	24
USB_TPAD_M	USB_80D	USB	USB_TPAD_R_P	24 49
USB_TPAD_M	USB_80D	USB	USB_TPAD_R_N	24 49
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P	49
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N	49
USB_SDCARD	USB_80D	USB	USB_SDCARD_P	24 33
USB_SDCARD	USB_80D	USB	USB_SDCARD_N	24 33
USB_SMC	USB_80D	USB	USB_SMC_P	24 41
USB_SMC	USB_80D	USB	USB_SMC_N	24 41
USB_CAMERA	USB_80D	USB	USB_CAMERA_P	6 18 40
USB_CAMERA	USB_80D	USB	USB_CAMERA_N	6 18 40
USB_EXTM	USB_80D	USB	USB_EXTM_P	18 39
USB_EXTM	USB_80D	USB	USB_EXTM_N	18 39
UART_45S	UART	UART	SMC_DEBUGPRT_TX_L	39 41 42
UART_45S	UART	UART	SMC_DEBUGPRT_RX_L	39 41 42
USB2_EXTM_MUXED_P	USB_80D	USB	USB2_EXTM_MUXED_P	39
USB2_EXTM_MUXED_N	USB_80D	USB	USB2_EXTM_MUXED_N	39
USB2_EXTM_MUXED_F_P	USB_80D	USB	USB2_EXTM_MUXED_F_P	39
USB2_EXTM_MUXED_F_N	USB_80D	USB	USB2_EXTM_MUXED_F_N	39
USB3_EXTM_RX	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_P	18 39
USB3_EXTM_RX	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_N	18 39
USB3_EXTM_TX	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_P	18 39
USB3_EXTM_TX	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_N	18 39
USB3_EXTM_RX_F_P	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_F_P	39
USB3_EXTM_RX_F_N	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_F_N	39
USB3_EXTM_TX_F_P	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_F_P	39
USB3_EXTM_TX_F_N	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_F_N	39
USB3_EXTM_TX_C_P	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_C_P	39
USB3_EXTM_TX_C_N	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_C_N	39
USB_EXTM_P	USB_80D	USB	USB_EXTM_P	6 24 40
USB_EXTM_N	USB_80D	USB	USB_EXTM_N	6 24 40
USB_EXTM_EHCI_P	USB_80D	USB	USB_EXTM_EHCI_P	18 24
USB_EXTM_EHCI_N	USB_80D	USB	USB_EXTM_EHCI_N	18 24
USB_EXTM_XHCI_P	USB_80D	USB	USB_EXTM_XHCI_P	18 24
USB_EXTM_XHCI_N	USB_80D	USB	USB_EXTM_XHCI_N	18 24
USB3_EXTM_RX_P	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_P	18 40
USB3_EXTM_RX_N	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_N	18 40
USB3_EXTM_RX_RC_P	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_RC_P	6 40
USB3_EXTM_RX_RC_N	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_RC_N	6 40
USB3_EXTM_RX_CONN_P	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_CONN_P	6 40
USB3_EXTM_RX_CONN_N	USB_80D	USB3_PCH_RX	USB3_EXTM_RX_CONN_N	6 40
USB3_EXTM_TX_P	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_P	18 40
USB3_EXTM_TX_N	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_N	18 40
USB3_EXTM_TX_C_P	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_C_P	6 40
USB3_EXTM_TX_C_N	USB_80D	USB3_PCH_TX	USB3_EXTM_TX_C_N	6 40
(USB_TPAD_HUB)	USB_80D	USB	USB_EXTM_XHCI_P	18 24
(USB_TPAD_HUB)	USB_80D	USB	USB_EXTM_XHCI_N	18 24
PCH_USB_RBBIAS	PCH_USB_RBBIAS		PCH_USB_RBBIAS	18
PCH_DIFPCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P	16
PCH_DIFPCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N	16
PCH_DIFPCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_P	16
PCH_DIFPCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_N	16
PCH_DIFPCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_P	16
PCH_DIFPCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_N	16
CPU_45S	CLK_PCIE		PCH_CLK14P3M_REFCLK	16

SATA SSD

USB Hub nets

USB Camera nets

USB EXTM nets (Right USB port)

USB EXTB nets (Left USB port)

Unused USB nets

SYNC MASTER=113 CONSTRAINTS SYNC DATE=01/11/2012

PCH Constraints 1

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D

REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 102 OF 109

SHEET: 68 OF 73

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

### XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2+1_SPACING	?

### DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?	DP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL	SPACING			
LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	6	16 41 43
LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L	6	16 41 43
LPC_45S	LPC_45S	LPC	LPCPLUS RESET_L	6	25 43
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_SMC	25	41
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_SMC_R	18	25
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_LPCPLUS	6	25 43
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK33M_LPCPLUS_R	18	25
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	PCH_CLK33M_PCIEIN	18	25
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	PCH_CLK33M_PCIEOUT	18	25
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK	16	44
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA	16	44
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SML_PCH_0_CLK	16	44
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SML_PCH_0_DATA	16	44
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SML_PCH_1_CLK	16	44
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SML_PCH_1_DATA	16	44
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	6	16 40
HDA_45S	HDA_45S	HDA	HDA_BIT_CLK_R	16	40
HDA_SYNC	HDA_45S	HDA	HDA_SYNC	6	16 40
HDA_45S	HDA_45S	HDA	HDA_SYNC_R	16	40
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	16	40
HDA_45S	HDA_45S	HDA	HDA_RST_L	6	16 40
HDA_SDINO	HDA_45S	HDA	HDA_SDINO	6	16 40
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	6	16 40
HDA_45S	HDA_45S	HDA	HDA_SDOUT_R	16	25
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	17	42
CLK_SLOW_45S	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	41	42
SPT_CLK	SPT_45S	SPT	SPI_CLK_R	16	43
SPT_45S	SPT_45S	SPT	SPI_CLK	43	
SPT_45S	SPT_45S	SPT	SPI_MOST_R	16	43
SPT_45S	SPT_45S	SPT	SPI_MOST	43	
SPT_45S	SPT_45S	SPT	SPI_MISO	16	43
SPT_45S	SPT_45S	SPT	SPI_CS0_R_L	16	43
SPT_45S	SPT_45S	SPT	SPI_CS0_L	43	
SPT_45S	SPT_45S	SPT	SPI_SMC_CLK	41	42
SPT_45S	SPT_45S	SPT	SPI_SMC_MOST	41	42
SPT_45S	SPT_45S	SPT	SPI_SMC_MISO	41	42
SPT_45S	SPT_45S	SPT	SPI_SMC_CS_L	41	42
SPT_45S	SPT_45S	SPT	SPI_MLB_CLK	42	43 50
SPT_45S	SPT_45S	SPT	SPI_MLB_MOST	42	43 50
SPT_45S	SPT_45S	SPT	SPI_MLB_MISO	42	43 50
SPT_45S	SPT_45S	SPT	SPI_MLB_CS_L	42	43 50
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P	6	37
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N	6	37
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P	16	37
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N	16	37
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P	6	16 37
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N	6	16 37
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P	6	16 37
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N	6	16 37
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>	34	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>	34	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>	6	34
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>	6	34
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>	6	34
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>	6	34
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>	6	34
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>	6	34
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P	16	34
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N	16	34
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	6	16
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	6	16
XDP_TDI	BCH_45S	BCH_ITP	XDP_PCH_TDI	16	23
XDP_TDO	BCH_45S	BCH_ITP	XDP_PCH_TDO	16	23
XDP_TMS	BCH_45S	BCH_ITP	XDP_PCH_TMS	16	23
XDP_TCK	BCH_45S	BCH_ITP	XDP_PCH_TCK	16	23

### Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL	SPACING			
DP_TBT_ML	DP_80D	DP_TX	DP_TBTSNK0_ML_P<3..0>	34	
DP_80D	DP_80D	DP_TX	DP_TBTSNK0_ML_N<3..0>	34	
DP_80D	DP_80D	DP_TX	DP_TBTSNK0_ML_C_P<3..0>	6	34
DP_80D	DP_80D	DP_TX	DP_TBTSNK0_ML_C_N<3..0>	6	34
DP_80D	DP_80D	DP_TX	DP_TBTSNK0_AUXCH_P	34	
DP_80D	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_N	34	
DP_80D	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_P	6	34
DP_80D	DP_80D	DP_AUX	DP_TBTSNK0_AUXCH_C_N	6	34
DP_80D	DP_80D	DP_TX	DP_TBTSNK1_ML_P<3..0>	34	
DP_80D	DP_80D	DP_TX	DP_TBTSNK1_ML_N<3..0>	34	
DP_80D	DP_80D	DP_TX	DP_TBTSNK1_ML_C_P<3..0>	6	34
DP_80D	DP_80D	DP_TX	DP_TBTSNK1_ML_C_N<3..0>	6	34
DP_80D	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_P	34	
DP_80D	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_N	34	
DP_80D	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_P	6	34
DP_80D	DP_80D	DP_AUX	DP_TBTSNK1_AUXCH_C_N	6	34

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL	SPACING			
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC	16	25
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB	16	25
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_SB_R	16	
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	25	34
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	34	
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	25	
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	25	
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	25	

SYNC MASTER=113 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
PCH Constraints 2			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		103 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 73	
IV ALL RIGHTS RESERVED			

## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX2TX	*	=4x_DIELECTRIC	?
TBTDP_RX2RX	*	=4x_DIELECTRIC	?
TBTDP_TX2RX	*	=6x_DIELECTRIC	?
TBTDP_2OTHERHS	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

## Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C P<1..0> 34 64
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C N<1..0> 34 64
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D P<1..0> 64
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D N<1..0> 64
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1> 34 64
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1> 34 64
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3> 34 64
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3> 34 64
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2> 64
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2> 64
	DP_80D	DP_TX	DP A LSX ML P<1> 64
	DP_80D	DP_TX	DP A LSX ML N<1> 64
	TBTDP_80D	TBTDP_RX	TBT A D2R C P<1..0> 64
	TBTDP_80D	TBTDP_RX	TBT A D2R C N<1..0> 64
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R P<1> 34 64
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R N<1> 34 64
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R P<0> 34 64
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R N<0> 34 64
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P 34 64
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N 34 64
	DP_80D	DP_AUX	DP TBTPA AUXCH P 64
	DP_80D	DP_AUX	DP TBTPA AUXCH N 64
	DP_80D	DP_AUX	DP A AUXCH DDC P 64
	DP_80D	DP_AUX	DP A AUXCH DDC N 64
	TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC P 64
	TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC N 64
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C P<1..0> 8 34
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C N<1..0> 8 34
	TBTDP_80D	TBTDP_TX	TBT B R2D P<1..0> 64
	TBTDP_80D	TBTDP_TX	TBT B R2D N<1..0> 64
DP_TBTPB_ML	DP_80D	DP_TX	DP TBTPB ML C P<3..1:2> 8 34
DP_TBTPB_ML	DP_80D	DP_TX	DP TBTPB ML C N<3..1:2> 8 34
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2> 64
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2> 64
	DP_80D	DP_TX	DP B LSX ML P<1> 64
	DP_80D	DP_TX	DP B LSX ML N<1> 64
	TBTDP_80D	TBTDP_RX	TBT B D2R C P<1..0> 64
	TBTDP_80D	TBTDP_RX	TBT B D2R C N<1..0> 64
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R P<1..0> 8 34
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R N<1..0> 8 34
TBT_B_AUXCH	DP_80D	DP_AUX	DP TBTPB AUXCH C P 8 34
TBT_B_AUXCH	DP_80D	DP_AUX	DP TBTPB AUXCH C N 8 34
	DP_80D	DP_AUX	DP TBTPB AUXCH P 64
	DP_80D	DP_AUX	DP TBTPB AUXCH N 64
	DP_80D	DP_AUX	DP B AUXCH DDC P 64
	DP_80D	DP_AUX	DP B AUXCH DDC N 64
	TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC P 64
	TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC N 64

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0> 34
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0> 34
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P 34
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N 34
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK 34
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI 34
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO 34
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L 34

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		70 OF 73	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	41 44
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	41 44
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	41 44
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	41 44
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	41 44
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	41 44
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	41 44
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	41 44
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	41 44
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	41 44

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_P	53
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_N	53
	1:1_DIFFPAIR		CHGR_CSI_R_P	53
	1:1_DIFFPAIR		CHGR_CSI_R_N	53
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_P	53
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_N	53
	1:1_DIFFPAIR		CHGR_CSO_R_P	53
	1:1_DIFFPAIR		CHGR_CSO_R_N	53

D

D

C


C

B

B

A

A

SYNC MASTER=113 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
<b>SMC Constraints</b>			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 109
		SHEET	71 OF 73

8

7

6

5

4

3

2

1

J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_P2MM	*	=1:1_DIFFPAIR	0.200 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SPKR_DIFFPAIR	*	=1:1_DIFFPAIR	0.300 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_P	46 47
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_N	46 47
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_THERMD_P	47
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_THERMD_N	47
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_MLBBOT_THMSNS_P	47
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_MLBBOT_THMSNS_N	47
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_P	47
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_N	47
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU_THERMD_P	9 47
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU_THERMD_N	9 47
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU_THMSNS_D2_P	47
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU_THMSNS_D2_N	47
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_N	45 59
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_P	45 59
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1_P	45 57 58
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1_N	45 58
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUM_R_P	45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUM_R_N	45
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1G_P	45 58
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1G_N	45 58
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUMG_R_P	45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUMG_R_N	45
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0_CS_P	45 54
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0_CS_N	45 54
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS_R_P	45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS_R_N	45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_P	45 61
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_N	45 61
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_R_P	45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_R_N	45
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUMG_P	57 58
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUMG_N	57 58
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUM_P	57 58
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUM_N	57 58
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N	8 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P	8 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_N	46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_P	46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V5_S3_N	46 56
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V5_S3_P	46 56
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N	37 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P	37 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_N	38 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_P	38 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N	8 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P	8 46
AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_P	6 40 51
AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_N	6 40 51
	1:1_DIFFPAIR	AUDIO	MAX98300_R_P	51
	1:1_DIFFPAIR	AUDIO	MAX98300_R_N	51
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_P	6 51 52
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_N	6 51 52
		SB_POWER	PP3V3_S5	6 7
		SB_POWER	PP3V3_S0	6 7
		GND	GND	

SYNC MASTER=J13 CONSTRAINTS SYNC DATE=01/11/2012

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: 051-9277 SIZE: D

REVISION: 2.8.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 109 SHEET: 72 OF 73



J11/J13 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.114 MM	0.114 MM		0.150 MM	0.150 MM
72_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SYNC MASTER=J13 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
<b>PCB Rule Definitions</b>			
	DRAWING NUMBER		SIZE
	051-9277		D
REVISION		BRANCH	
2.8.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
109 OF 109		73 OF 73	