

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-02-23

J11 MLB PIB SCHEMATIC

2.6.0

02/23/12

苹果笔记本维修交流群 : 325742634

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	System Block Diagram	J11_MLB	11/18/2011
3	Revision History	J11_MLB	11/18/2011
4	K78 BOM Variants	K21_MLB	11/16/2010
5	BOM Configuration	J11_MLB_SCH_POR	11/09/2011
6	Functional Test / No Test	(K99_MLB)	(02/16/2010)
7	Power Aliases	K91_MLB	05/15/2010
8	Signal Aliases	K91_MLB	05/15/2010
9	CPU DMI/PEG/FDI/RSVD	J13_MLB	10/13/2011
10	CPU CLOCK/MISC/JTAG	J13_MLB	09/22/2011
11	CPU DDR3 INTERFACES	K21_MLB	12/13/2010
12	CPU POWER	J13_MLB	10/18/2011
13	CPU GROUNDS	K21_MLB	12/13/2010
14	CPU DECOUPLING-I	J13_MLB	08/16/2011
15	CPU DECOUPLING-II	K21_MLB	12/13/2010
16	PCH SATA/PCIe/CLK/LPC/SPI	J13_MLB	02/20/2012
17	PCH DMI/FDI/PM/Graphics	J13_MLB	10/06/2011
18	PCH PCI/USB/TP/RSVD	J13_MLB	09/22/2011
19	PCH GPIO/MISC/NCTF	J13_MLB	02/23/2012
20	PCH POWER	J13_MLB	09/22/2011
21	PCH GROUNDS	J13_MLB	08/12/2011
22	PCH DECOUPLING	J13_MLB	11/18/2011
23	CPU & PCH XDP	J13_MLB	08/04/2011
24	USB HUB & MUX	J13_MLB	08/12/2011
25	Clock (CK505) and Chipset Support	J13_MLB	08/12/2011
26	CPU Memory S3 Support	J13_MLB	11/18/2011
27	DDR3 DRAM CHANNEL A (0-31)	J13_MLB	08/29/2011
28	DDR3 DRAM CHANNEL A (32-63)	J13_MLB	08/29/2011
29	DDR3 DRAM CHANNEL B (0-31)	J13_MLB	08/29/2011
30	DDR3 DRAM CHANNEL B (32-63)	J13_MLB	11/18/2011
31	FSB/DDR3/FRAMBUF Vref Margining	J13_MLB	
32	DDR3 DRAM Channel B (32-63)	K21_MLB	12/13/2010
33	Thunderbolt Host (1 of 2)	J13_MLB	02/22/2012
34	Thunderbolt Host (2 of 2)	J13_MLB	09/01/2011
35	TBT Power Support	J13_MLB	11/18/2011
36	X21 WIRELESS CONNECTOR	J13_MLB	10/06/2011
37	SSD CONNECTOR	J13_MLB	11/18/2011
38	External A USB3 Connector	J13_MLB	10/06/2011
39	LIO CONNECTORS	N/A	
40	SMC	J10_MLB	07/26/2011
41	SMC Support	J13_MLB	10/04/2011
42	LPC+SPI Debug Connector	K21_MLB	12/13/2010
43	SMBus Connections	J13_MLB	10/09/2011
44	Voltage & Load Side Current Sensing	J13_MLB	09/15/2011
45	High Side Current Sensing	J13_MLB	09/15/2011

Page	Contents	Sync	Date
46	Thermal Sensors	J13_MLB	08/30/2011
47	Fan	K21_MLB	12/13/2010
48	IPD / KBD Backlight	K21_MLB	12/13/2010
49	SPI ROM	J13_MLB	10/13/2011
50	AUDIO: SPEAKER AMP	K21_MLB	12/13/2010
51	DC-In & Battery Connectors	K21_MLB	11/11/2010
52	PBus Supply & Battery Charger	J13_MLB	10/10/2011
53	System Agent Supply	J13_MLB	09/01/2011
54	5V / 3.3V Power Supply	J13_MLB	11/18/2011
55	1.5V DDR3 Supply	J13_MLB	10/07/2011
56	CPU IMVP7 & AXG VCore Regulator	J13_MLB	09/22/2011
57	CPU IMVP7 & AXG VCore Output	K21_MLB	12/13/2010
58	CPU VCCIO (1.05V) Power Supply	J13_MLB	09/01/2011
59	Misc Power Supplies	K21_MLB	12/13/2010
60	Power FETs	K21_MLB	12/13/2010
61	Power Control 1/ENABLE	J13_MLB	11/18/2011
62	Internal DisplayPort Connector	K21_MLB	12/13/2010
63	Thunderbolt Connector A	J13_MLB	11/18/2011
64	LCD Backlight Driver	J13_MLB	10/13/2011
65	CPU Constraints	CONSTRAINTS	01/11/2012
66	Memory Constraints	CONSTRAINTS	01/11/2012
67	PCH Constraints 1	CONSTRAINTS	01/11/2012
68	PCH Constraints 2	CONSTRAINTS	01/11/2012
69	Thunderbolt Constraints	CONSTRAINTS	01/11/2012
70	SMC Constraints	CONSTRAINTS	01/11/2012
71	Project Specific Constraints	CONSTRAINTS	01/11/2012
72	PCB Rule Definitions	CONSTRAINTS	01/11/2012


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9276	1	SCHEM_MLB_J11	SCH	CRITICAL	
820-3209	1	PCBF_MLB_J11	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		SCHEM,MLB,J11	
Apple Inc.	DRAWING NUMBER	051-9276	SIZE D
	REVISION	2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 72	
IV ALL RIGHTS RESERVED			


DRAWING TITLE:MLB
 ABBREV:SCHEM
 APPD:20120223
 DATE:2012-02-23



苹果笔记本维修交流群：325742634

SYNC MASTER=113 MLB		SYNC DATE=11/18/2011	
PAGE TITLE			
System Block Diagram			
Apple Inc.	DRAWING NUMBER	051-9276	SIZE
	REVISION	2.7.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 72	
IV ALL RIGHTS RESERVED			

J11 POWER SYSTEM ARCHITECTURE



Revision History		
Apple Inc.	Drawing Number	051-9276
	Revision	2.7.0
	Branch	
	Page	3 OF 109
	Sheet	3 OF 72

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3469	PCBA_MLB,1.5GHZ_HY_4GB_J11	J11_OBNPTS_CPU1.5GHZ_EEEE:DVXL_D0R3:HYNIX_4GB
639-3470	PCBA_MLB,1.5GHZ_SA_4GB_J11	J11_OBNPTS_CPU1.5GHZ_EEEE:DVXH_D0R3:SAMSUNG_4GB
639-3473	PCBA_MLB,1.5GHZ_HY_8GB_J11	J11_OBNPTS_CPU1.5GHZ_EEEE:DVXJ_D0R3:HYNIX_8GB
639-3659	PCBA_MLB,1.5GHZ_EL_8GB_J11	J11_OBNPTS_CPU1.5GHZ_EEEE:F0V3_D0R3:ELPIDA_8GB
639-3471	PCBA_MLB,1.7GHZ_HY_4GB_J11	J11_OBNPTS_CPU1.7GHZ_EEEE:DVXK_D0R3:HYNIX_4GB
639-3472	PCBA_MLB,1.7GHZ_SA_4GB_J11	J11_OBNPTS_CPU1.7GHZ_EEEE:DVXF_D0R3:SAMSUNG_4GB
639-3775	PCBA_MLB,1.7GHZ_EL_4GB_J11	J11_OBNPTS_CPU1.7GHZ_EEEE:F27J_D0R3:ELPIDA_4GB
639-3474	PCBA_MLB,1.7GHZ_HY_8GB_J11	J11_OBNPTS_CPU1.7GHZ_EEEE:DVXG_D0R3:HYNIX_8GB
639-3774	PCBA_MLB,1.7GHZ_SA_8GB_J11	J11_OBNPTS_CPU1.7GHZ_EEEE:F27D_D0R3:SAMSUNG_8GB
639-3660	PCBA_MLB,1.7GHZ_EL_8GB_J11	J11_OBNPTS_CPU1.7GHZ_EEEE:F0V4_D0R3:ELPIDA_8GB
639-3776	PCBA_MLB,2.0GHZ_HY_4GB_J11	J11_OBNPTS_CPU1.2.0GHZ_EEEE:F27K_D0R3:HYNIX_4GB
639-3778	PCBA_MLB,2.0GHZ_SA_4GB_J11	J11_OBNPTS_CPU1.2.0GHZ_EEEE:F27G_D0R3:SAMSUNG_4GB
639-3780	PCBA_MLB,2.0GHZ_EL_4GB_J11	J11_OBNPTS_CPU1.2.0GHZ_EEEE:F27H_D0R3:ELPIDA_4GB
639-3777	PCBA_MLB,2.0GHZ_HY_8GB_J11	J11_OBNPTS_CPU1.2.0GHZ_EEEE:F27C_D0R3:HYNIX_8GB
639-3779	PCBA_MLB,2.0GHZ_SA_8GB_J11	J11_OBNPTS_CPU1.2.0GHZ_EEEE:F27F_D0R3:SAMSUNG_8GB
639-3781	PCBA_MLB,2.0GHZ_EL_8GB_J11	J11_OBNPTS_CPU1.2.0GHZ_EEEE:F279_D0R3:ELPIDA_8GB
085-3937	J11 MLB DEVELOPMENT BOM	J11_DEVEL:IMG
607-9089	CMN PTS_PCBA_MLB_J11	J11_CMNPTS
939-0479	PCBA_MLB,1.9GHZ_HY_4GB_J11	J11_OBNPTS_CPU1.9GHZ_EEEE:DVXL_D0R3:HYNIX_4GB

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_DVXL]	CRITICAL	EEEE:DVXL
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_DVXH]	CRITICAL	EEEE:DVXH
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_DVXK]	CRITICAL	EEEE:DVXK
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_DVXF]	CRITICAL	EEEE:DVXF
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_DVXJ]	CRITICAL	EEEE:DVXJ
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_DVXG]	CRITICAL	EEEE:DVXG
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F0V3]	CRITICAL	EEEE:F0V3
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F0V4]	CRITICAL	EEEE:F0V4
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F279]	CRITICAL	EEEE:F279
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F27C]	CRITICAL	EEEE:F27C
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F27D]	CRITICAL	EEEE:F27D
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F27F]	CRITICAL	EEEE:F27F
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F27G]	CRITICAL	EEEE:F27G
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F27H]	CRITICAL	EEEE:F27H
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F27J]	CRITICAL	EEEE:F27J
825-7670	1	LABEL_TEXT_MLB_K21/K78	[EEEE_F27K]	CRITICAL	EEEE:F27K

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3937	1	J11 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-9089	1	CMN PTS_PCBA_MLB_J11	OBPTS	CRITICAL	J11_OBNPTS

SYNC MASTER=K21_MLB SYNC DATE=11/16/2016

051-9276 D

Apple Inc.

2.7.0

4 OF 109

4 OF 72

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

J11 BOM GROUPS

Table with columns: BOM GROUP, BOM OPTIONS. Rows include J11_COMMON, J11_MISC, J11_PROGPARTS, J11_DEVEL:ENG, J11_DEVEL:PVT, J11_DEBUG:ENG, J11_DEBUG:PVT, J11_DEBUG:PROD, DDR3:HYNIX_4GB, DDR3:HYNIX_8GB, DDR3:SAMSUNG_4GB, DDR3:SAMSUNG_8GB, DDR3:ELPIDA_4GB, DDR3:ELPIDA_8GB.

Programmable Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include EPROM:25K8BIT, EPROM:Cactius Ridge, IC:SMC_P18_J11, IC:SP1 SERIAL, IC:SP2 BOM.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows list various diodes, capacitors, and other components with their alternate part numbers.

DRAM CFG CHART

Two tables showing DRAM configuration. The first table maps Vendor (HYNIX, SAMSUNG, MICRON, ELPIDA) to CFG 1 and CFG 0. The second table maps Size (4GB, 8GB) to CFG 2 and Die Rev (A, B) to CFG 3.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows list various CPU and memory modules like 337S4197, 337S4299, 337S4296, 337S4198, 337S4297, 337S4165, 337S4180, 337S4235, 337S4275, 337S4275, 336S1108.

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows list various DRAM modules like 333S0622, 333S0625, 333S0623, 333S0642, 333S0628, 333S0629.

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 607-6811, 353S2929, 946-3116.

PD Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows list PD module parts like 806-3706, 806-3705, 806-3214, 806-3216, 806-3083, 806-3142, 806-3215.

BOM Configuration header with Apple logo, drawing number 051-9276, revision 2.7.0, and a notice of proprietary property.

Functional Test Points

8 7 6 3 2 1

J4001: AirPort / BT Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PP3V3 WLAN F, WIFI_EVENT_L, PCIE AP R2D N, etc.

J4501: SATA SSD Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PP3V3 S0 SSD FLT, SATA SSD D2R P, SMC OOB1 RX L, etc.

(Need to add 6 GND TPs)

J4700: LIO Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PP3V42 G3H ONEWIRE, PP3V3 S0 AUDIO, PP3V3R1V5 S0 AUDIO, etc.

(Need to add 5 GND TPs)

J5100: LPC+SPI Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PP3V3 S5 LPCPLUS, PP5V S0 LPCPLUS, LPC AD<3..0>, etc.

(Need to add 6 GND TPs)

J5600: Fan Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PP5V S0 FAN, FAN_RT_TACH, FAN_RT_PWM.

J5700: IPD Flex Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like SMC PME S4 WAKE L, PP5V TPAD FILT, PP3V42 G3H TPAD, etc.

(Need to add 5 GND TPs)

J6900: DC-In Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PP18V5 DCIN CONN, PP5V S3 LIO CONN.

(Need 4 TPs)

(Need 3 TPs)

J6903: Speaker Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like SPKRAMP ROUT P, SPKRAMP ROUT N.

(Need to add 3 GND TPs)

J6950: Battery Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PPVBAT G3H CONN, SMBUS BATT_SCL, SMBUS BATT_SDA, etc.

(Need 4 TPs)

J9000: Internal DP Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like PPVOUT SW LCDBLKT, PP3V3 SW LCD, I2C TCON SDA R, etc.

(Need 2 TPs)

(Need 2 TPs)

J5715: KB BKLT Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like KBDLED FB, KBDLED ANODE.

(Need to add 2 GND TPs)

J6955: HALL EFFECT Connector

Table with columns: FUNC_TEST, TP, NC. Includes tests like SMC LID R, PP3V42 G3H HALL.

Misc Voltages & Control Signals

Table with columns: FUNC_TEST, TP, NC. Includes tests like PPBUS G3H, PPVIN SW TBTBST, PPBUS S5 HS COMPUTING ISNS, etc.

(Need to add 27 GND TPs)

NO_TEST Nets

Table with columns: NO_TEST, TP, NC. Lists various test points that are not tested, such as VCCS0S0_SREF, VCCS0S0_SET1_B, etc.

Table with columns: TP, NC. Lists test points like TP EDP TX P<0..3>, TP EDP TX N<0..3>, TP EDP AUX P, etc.

Table with columns: TP, NC. Lists test points like TP CPU THERMDA, TP CPU THERMDC, TP CPU RSVD<30..45>, etc.

Table with columns: TP, NC. Lists test points like TP PEG R2D CP<15..2>, TP PEG R2D CN<15..2>, TP PEG D2R P<15..2>, etc.

Table with columns: TP, NC. Lists test points like TP PCIE CLK100M PE4N, TP PCIE CLK100M PE4P, TP PCIE CLK100M PE4N, etc.

Table with columns: TP, NC. Lists test points like TP PCH TP18, TP PCH TP17, TP PCH TP16, etc.

Table with columns: TP, NC. Lists test points like TP LVDS IG B CLKEN, TP LVDS IG B CLKEP, TP LVDS IG BK1_PHM, etc.

Table with columns: TP, NC. Lists test points like SMC BU ALIST_L, SMC BU ALIST_R.

Functional Test / No Test header with Apple logo, drawing number 051-9276, revision 2.7.0, and a notice of proprietary property.

8 7 6 5 4 3 2 1

"G3Hot" (Always-Present) Rails


3.3V Rails

1.8V/1.5V/1.2V/1.05V Rails

TBT Rails (off when no cable)

1V05 S0 LDO

Chipset "VCore" Rails



SYNC MASTER=K91_MLB SYNC DATE=05/15/2011

PAGE TITLE

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-9276 SIZE: D

REVISION: 2.7.0


BRANCH:

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 8 OF 109

SHEET: 7 OF 72


CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo



USB/SD Card Pogo



Can Slots



Digital Ground














Table of signal aliases and connections. Columns include signal names (e.g., CPU signals, TBT DP Ports, LVDS Aliases, SMC Aliases, Unused PGOOD signal) and their corresponding connections or components.



Signal Aliases table with Apple Inc. logo, drawing number 051-9276, revision 2.7.0, and page information (9 OF 109, 8 OF 72).

NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.




Intel Doc 467283 ChiefRiver Platform design guid rev0.71 section 2.2.12 recommendation.

NOTE: eDP_COMPIO and eDP_ICOMPO can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP_HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor.

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.




FOR IVYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED

Apple Inc. logo and drawing information:

DRAWING NUMBER: 051-9276
 REVISION: 2.7.0
 SHEET: 9 OF 72

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED




SYNC MASTER=J13 MLB		SYNC DATE=09/22/2011	
PAGE TITLE CPU CLOCK/MISC/JTAG			
DRAWING NUMBER 051-9276		SIZE D	
REVISION 2.7.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 11 OF 109		SHEET 10 OF 72	






DRAWING NUMBER		051-9276		SIZE	D
REVISION		2.7.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		12 OF 109		SHEET	
				11 OF 72	

SYNC DATE=12/13/2016



PAGE TITLE		SYNC DATE=10/18/2011	
CPU POWER			
Apple Inc.	DRAWING NUMBER	051-9276	SIZE
	REVISION	2.7.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	13 OF 109
		SHEET	12 OF 72



PAGE TITLE		CPU GROUNDS	
	DRAWING NUMBER	051-9276	SIZE
	REVISION	2.7.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	14 OF 109
		SHEET	13 OF 72


All INTEL recommendations from Intel doc #4439028 Huron River Platform Power Design Guide

CPU VCORE DECOUPLING


Processor Load Line : -2.9 mOhms

Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

12 9 7 =PPVCORE_S0_CPU




PLACEMENT_NOTE (C1655-C1666):
Place close to U1000 on top side.



PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1640-C1645):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF

PLACEMENT_NOTE (C1684-C1697):



Place on bottom side of U1000

12 10 9 7 =PP1V05_S0_CPU_VCCIO




PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805s

CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side



CPU VCCPLL Low pass filter

CPU DECOUPLING-I		
Apple Inc.	DRAWING NUMBER 051-9276	SIZE D
REVISION 2.7.0		
BRANCH		
PAGE 16 OF 109		
SHEET 14 OF 72		


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

VAXG DECOUPLING


Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no-stuff), 4x 470uF(2 no-stuff)



PLACEMENT_NOTE (C1700-C1710):




PLACEMENT_NOTE (C1711-C1716):



PLACEMENT_NOTE (C1717-C1722):




PLACEMENT_NOTE (C1723-C1724):



CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT_NOTE (C1738-C1747):



Place close to U1000 on bottom side




Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402








CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1762):



PAGE TITLE		DRAWING NUMBER		SIZE
CPU DECOUPLING-II		051-9276		D
Apple Inc.		REVISION		2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		17 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		15 OF 72
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



Unused clock terminations for FCIM Mode

68 16	PCH CLK96M DOT P	R1891	10K	1	2	5k	1/20W	MP	201
67 16	PCH CLK96M DOT N	R1892	10K	1	2	5k	1/20W	MP	201
67 16	PCH CLK100M SATA P	R1893	10K	1	2	5k	1/20W	MP	201
67 16	PCH CLK100M SATA N	R1894	10K	1	2	5k	1/20W	MP	201
67 16	PCIE CLK100M PCH N	R1895	10K	1	2	5k	1/20W	MP	201
67 16	PCIE CLK100M PCH P	R1896	10K	1	2	5k	1/20W	MP	201
67 16	PCH CLK14P3M REFCLK	R1897	10K	1	2	5k	1/20W	MP	201
16	PCH CLKIN GNDP1	R1870	10K	1	2	5k	1/20W	MP	201
16	PCH CLKIN GNDN1	R1871	10K	1	2	5k	1/20W	MP	201

Apple Inc. logo and text: Apple Inc. SYNC MASTER=J13 MLB SYNC DATE=02/20/2012

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI


DRAWING NUMBER: 051-9276 SIZE: D

REVISION: 2.7.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 18 OF 109 SHEET: 16 OF 72

Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.



SYNC MASTER=J13 MLB		SYNC DATE=10/06/2011	
PCH DMI/FDI/PM/Graphics			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		17 OF 72	
IV ALL RIGHTS RESERVED			



OMIT_TABLE

Pin	Signal	Notes
NCX BH24	TP1	
NCX BK24	TP2	
NCX BH20	TP3	
NCX BK16	TP4	
NCX BH16	TP5	
NCX AN42	TP6	
NCX AN40	TP7	
NCX AR40	TP8	
NCX AR42	TP9	
NCX D20	TP10	
NCX M30	TP11	
NCX E3	TP12	
NCX AM4	TP13	
NCX AT4	TP14	
NCX AT2	TP15	
NCX AD10	TP16	
NCX B24	TP17	
NCX D24	TP18	
NCX AD44	TP19	
NCX AD46	TP20	
NCX BJ48	TP21	
NCX BL7	TP22	
W40	TP23	
NCX K30	TP24	

Pin	Signal	Notes
AU6	XNC	
AU8	XNC	
AW1	XNC	
AW3	XNC	
AY2	XNC	
AY4	XNC	
AY6	XNC	
AY8	XNC	
BA1	XNC	
BA3	XNC	
BB6	XNC	
BC1	XNC	
BC3	XNC	
BD2	XNC	
BD4	XNC	
BE1	XNC	
BE3	XNC	
BE6	XNC	
BF6	XNC	
BF7	XNC	
BG1	XNC	
BG3	XNC	
BH3	XNC	
BH4	XNC	
BJ4	XNC	
BJ5	XNC	
BJ7	XNC	
BK6	XNC	
BL5	XNC	

USB

PCI

SYNC MASTER=J13 MLB SYNC DATE=09/22/2011

PAGE TITLE: PCH PCI/USB/TP/RSVD

Apple Inc.

DRAWING NUMBER: 051-9276 SIZE: D


REVISION: 2.7.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 20 OF 109 SHEET: 18 OF 72

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H


Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.




SYNC MASTER=J13 MLB		SYNC DATE=02/23/2012	
		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	21 OF 109
		SHEET	19 OF 72




SYNC MASTER=J13 MLB		SYNC DATE=09/22/2011	
PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		22 OF 109	
		SHEET	
		20 OF 72	



SYNC MASTER=J13 MLB		SYNC DATE=08/12/2011	
PCH GROUNDS			
		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 109
		SHEET	21 OF 72



PAGE TITLE		SYNC MASTER=T13 MLB		SYNC DATE=11/18/2011	
PCH DECOUPLING			DRAWING NUMBER	051-9276	SIZE
Apple Inc.			REVISION	2.7.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	24 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	22 OF 72	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

1K series R on PCH Support Page

(R2560-R2563)

XDP_CPU:BPM

XDP BPM L<4>	R2560	0	1	2	5%	1/16W	MF-LF	402
XDP BPM L<5>	R2561	0	1	2	5%	1/16W	MF-LF	402
XDP BPM L<6>	R2562	0	1	2	5%	1/16W	MF-LF	402
XDP BPM L<7>	R2563	0	1	2	5%	1/16W	MF-LF	402

(R2564-R2567)

XDP_CPU:CFG

CPU CFG<12>	R2564	0	1	2	5%	1/16W	MF-LF	402
CPU CFG<13>	R2565	0	1	2	5%	1/16W	MF-LF	402
CPU CFG<14>	R2566	0	1	2	5%	1/16W	MF-LF	402
CPU CFG<15>	R2567	0	1	2	5%	1/16W	MF-LF	402

XDP

CPU PWRGD	R2500	1K	1	2	5%	1/20W	MF	201
PM_PWRBTN_L	R2502	0	1	2	5%	1/20W	MF	201
CPU_CFG<0>	R2501	1K	1	2	5%	1/20W	MF	201
PM_PCH_SYS_PWROK	R2504	330	1	2	5%	1/16W	MF-LF	402

(R2520-R2537)

XDP PCH SIGNALS

XDP DA0 USB EXTA OC L	R2520	33	1	2	5%	1/20W	MF	201
XDP DA1 USB EXTB OC L	R2521	33	1	2	5%	1/20W	MF	201
XDP DA2 USB EXTC OC L	R2522	33	1	2	5%	1/20W	MF	201
XDP DA3 USB EXTD OC L	R2523	33	1	2	5%	1/20W	MF	201
XDP DB0 USB EXTB OC EHCI L	R2524	33	1	2	5%	1/20W	MF	201
XDP DB1 USB EXTD OC EHCI L	R2525	33	1	2	5%	1/20W	MF	201
XDP DB2 AP PWR EN	R2526	33	1	2	5%	1/20W	MF	201
XDP DB3 SDCONN STATE CHANGE	R2527	33	1	2	5%	1/20W	MF	201
XDP FC0	R2528	33	1	2	5%	1/20W	MF	201
XDP FC1	R2529	33	1	2	5%	1/20W	MF	201
XDP DC0 ISOLATE CPU MEM L	R2530	33	1	2	5%	1/20W	MF	201
XDP DC1 MXM GOOD	R2531	33	1	2	5%	1/20W	MF	201
XDP DC2 DP AUXCH ISOL	R2532	33	1	2	5%	1/20W	MF	201
XDP DC3 SATARDVR EN	R2533	33	1	2	5%	1/20W	MF	201
XDP DD0 DP GPU TBT SEL	R2534	33	1	2	5%	1/20W	MF	201
XDP DD1 JTAG ISP TCK	R2535	33	1	2	5%	1/20W	MF	201
XDP DD2 AUD IPHS SWITCH EN	R2536	33	1	2	5%	1/20W	MF	201
XDP DD3 ENET LOW PWR	R2537	33	1	2	5%	1/20W	MF	201

PCH/XDP Signal Isolation Notes:

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.


R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

XDP

ALL_SYS_PWRGD	R2584	1K	1	2	5%	1/20W	MF	201
PM_PWRBTN_L	R2585	0	1	2	5%	1/20W	MF	201

TP_XDP_PCH_OBSFN_A<0>	OBSFN_A0							
TP_XDP_PCH_OBSFN_A<1>	OBSFN_A1							
XDP_DA0_USB_EXTA_OC_L	OBSDATA_A0							
XDP_DA1_USB_EXTB_OC_L	OBSDATA_A1							
XDP_DA2_USB_EXTC_OC_L	OBSDATA_A2							
XDP_DA3_USB_EXTD_OC_L	OBSDATA_A3							
TP_XDP_PCH_OBSFN_B<0>	OBSFN_B0							
TP_XDP_PCH_OBSFN_B<1>	OBSFN_B1							
XDP_DB0_USB_EXTB_OC_EHCI_L	OBSDATA_B0							
XDP_DB1_USB_EXTD_OC_EHCI_L	OBSDATA_B1							
XDP_DB2_AP_PWR_EN	OBSDATA_B2							
XDP_DB3_SDCONN_STATE_CHANGE	OBSDATA_B3							
XDP_PCH_S5_PWRGD	PWRGD/HOOK0							
XDP_PCH_PWRBTN_L	HOOK1							
TP_XDPPCH_HOOK2	HOOK2							
TP_XDPPCH_HOOK3	HOOK3							
SMBUS_XDP_SDA	SDA							
SMBUS_XDP_SCL	SCL							
XDP_PCH_TCK	TCK1							
	TCK0							

PCH Micro2-XDP




OBSFN_C0	XDP FC0							
OBSFN_C1	XDP FC1							
OBSDATA_C0	XDP DC0 ISOLATE CPU MEM L							
OBSDATA_C1	XDP DC1 MXM GOOD							
OBSDATA_C2	XDP DC2 DP AUXCH ISOL							
OBSDATA_C3	XDP DC3 SATARDVR EN							
OBSFN_D0	TP_XDP_PCH_OBSFN_D<0>							
OBSFN_D1	TP_XDP_PCH_OBSFN_D<1>							
OBSDATA_D0	XDP DD0 DP GPU TBT SEL							
OBSDATA_D1	XDP DD1 JTAG ISP TCK							
OBSDATA_D2	XDP DD2 AUD IPHS SWITCH EN							
OBSDATA_D3	XDP DD3 ENET LOW PWR							
ITPCLK/HOOK4	TP_XDP_PCH_HOOK4							
ITPCLK/HOOK5	TP_XDP_PCH_HOOK5							
VCC_OBS_CD	XDPPCH_PLTRST_L							
RESET#/HOOK6	XDP_DBRESET_L							
DBR#/HOOK7	XDP_DBRESET_L							
TDO	XDP_PCH_TDO							
TRSTn	TP_XDP_PCH_TRST_L							
TDI	XDP_PCH_TDI							
TMS	XDP_PCH_TMS							
XDP_PRESENT#								

=PP1V05_SUS_PCH_JTAG

XDP_PCH_TDO	R2550	51	2	5%	1/20W	MF	201
XDP_PCH_TDI	R2551	51	2	5%	1/20W	MF	201
XDP_PCH_TMS	R2552	51	2	5%	1/20W	MF	201
XDP_PCH_TCK	R2556	51	2	5%	1/20W	MF	201



SYNC MASTER=J13 MLB		SYNC DATE=08/04/2011	
PAGE TITLE		CPU & PCH XDP	
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 72
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




BOM GROUP		BOM OPTIONS	
HUB_ALLEEM		HUB_NONREM1_0, HUB_NONREM0_0	
HUB_1NONREM		HUB_NONREM1_0, HUB_NONREM0_1	
HUB_2NONREM		HUB_NONREM1_1, HUB_NONREM0_0	
HUB_3NONREM		HUB_NONREM1_1, HUB_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880983	1	IC,USB2512B,USB 2.0 HUB CTRL,16-QFN	U2600	CRITICAL	USBHUB2512B
33880923	1	IC,USB2513B,USB 2.0 HUB CTRL,36QFN	U2600	CRITICAL	USBHUB2513B




USB XHCI/EHCI2 PORT MUX FOR EXT B




SYNC MASTER=J13 MLB		SYNC DATE=08/12/2011	
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	051-9276
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.7.0
		PAGE	26 OF 109
		SHEET	24 OF 72


System RTC Power Source & 32kHz / 25MHz Clock Generator




Platform Reset Connections Unbuffered




Buffered




PCH S0 PWRGD




DP_AUXIO_EN Inversion




PCH ME Disable Strap



GPIO Glitch Prevention



PCH Reset Button




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PAGE TITLE		DRAWING NUMBER		SIZE
Clock (CK505) and Chipset Support		051-9276		D
Apple Inc.		REVISION		2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		27 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		25 OF 72
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	0	1	1	0	0	1
3	0	0	0	1	X	0	0	1
S3	4	0	0	1	X	0	0	1
to	5	0	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

1V5 S0 "PGOOD" for CPU




MEMVTT Clamp


Ensures CKE signals are held low in S3




VTTCLAMP




SYMC_WATERS-113_MBR		SYMC_DATE=11/18/2011	
PAGE TITLE			
CPU Memory S3 Support			
DRAWING NUMBER		SIZE	
051-9276		D	
REVISION		BRANCH	
2.7.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
28 OF 109		26 OF 72	




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL




SYNC MASTER=113 MLB		SYNC DATE=08/29/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (0-31)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		29 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		27 OF 72	
IV ALL RIGHTS RESERVED			




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL




SYNC MASTER=J13_MLB		SYNC DATE=08/29/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 72	
IV ALL RIGHTS RESERVED			




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL



SYNC MASTER=113 MLB		SYNC DATE=08/29/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 72	
IV ALL RIGHTS RESERVED			




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL



SYMC: MAFTEC-113_MER		SYMC: DATE: 08/29/2011	
DDR3 DRAM CHANNEL B (32-63)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 72	
IV ALL RIGHTS RESERVED			

NOTE: Must not enable more than two SO-DIMM margining buffers at once or Vref source may be overloaded.



Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	2	RES,MP,1/20W,5.0 OHM,5,0201,080	R3303,R3360		VREFDQ:LDO
11780002	2	RES,MP,1/20W,5.0 OHM,5,0201,080	R3309,R3305		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880012	4	RES,MP,1KOHM,1,1/20W,0201	R3321,R3322,R3311,R3312		VREFDQ:M1_DAC
11880303	1	RES,MP,3320OHM,1,1/20W,0201	R3304		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYMC: WATERS-113_MBR
 SYMC: DATE: 11/18/2015


Apple Inc.

Apple logo

051-9276
 2.7.0

33 OF 109
 31 OF 72

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=K21 MLB SYNC DATE=12/13/2011

DDR3 DRAM Channel B (32-63)



Apple Inc.

DRAWING NUMBER: 051-9276 SIZE: D

REVISION: 2.7.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 34 OF 109 SHEET: 32 OF 72



MISC

DISPLAYPORT

PORTS


NOTE: The following pins require testpoints:
0 - GPIO_13
1 - GPIO_1
2 - GPIO_2
3 - GPIO_3
4 - GPIO_5
5 - PCIE_RST_1_N
6 - PCIE_RST_2_N
7 - PCIE_RST_3_N
8 - GPIO_15
9 - GPIO_11
10 - GPIO_14
11 - GPIO_0
12 - GPIO_12
13 - GPIO_10
14 - PB_LSTX
15 - PB_LSRX

SNK0 AC Coupling

SNK1 AC Coupling

Thunderbolt Host (1 of 2)
Apple Inc.
DRAWING NUMBER: 051-9276
REVISION: 2.7.0
PAGE: 36 OF 109
SHEET: 33 OF 72

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



SYNC MASTER=J13 MLB		SYNC DATE=09/01/2011	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 72
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP18V_TBT_REG (18V Boost Output)
 - =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTWRCCTL
 - =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 18V boost circuitry.


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset




3.3V TBT "LC" Switch



1.05V TBT "LC" Switch



1.05V TBT "CIO" Switch



SYNC MASTER=113 MLB SYNC DATE=11/18/2011


TBT Power Support

Apple Inc.


DRAWING NUMBER: 051-9276
 REVISION: 2.7.0
 PAGE: 38 OF 109
 SHEET: 35 OF 72

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

3V S3 WLAN FET	
MOSFET	DMP2018LFK
CHANNEL	P-TYPE
RDS(ON)	14-20 mOHM @2.5V
LOADING	0.750 A (RDP)



SYNC MASTER=113 MLB		SYNC DATE=10/06/2011	
PAGE TITLE			
X21 WIRELESS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 72
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PCIE/SATA GUMSTICK2 CONNECTOR



SYNC MASTER=J13_MLB		SYNC DATE=11/18/2011	
PAGE TITLE			
SSD CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	37 OF 72

Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux





APN: 514-0819

SYNC MASTER=J13_MLB		SYNC DATE=10/06/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 72	
IV ALL RIGHTS RESERVED			



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE: LIO CONNECTORS			
DRAWING NUMBER: 051-9276		SIZE: D	
REVISION: 2.7.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 47 OF 109	
		SHEET: 39 OF 72	




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J30_MLB		SYNC DATE=07/26/2011	
SMC			
Apple Inc.	DRAWING NUMBER	051-9276	SIZE D
	REVISION	2.7.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 109
		SHEET	40 OF 72


SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"



SMC Crystal Circuit





Note:
ADC10 and ADC11 are shared with comparators on Stack Board.

- SMC_ADC0 = SMC_CPU_VSENSE
- SMC_ADC1 = SMC_CPU_ISENSE
- SMC_ADC2 = MAKE_BASE=TRUE
- SMC_ADC3 = SMC_VCCSA_VSENSE
- SMC_ADC4 = SMC_DCIN_VSENSE
- SMC_ADC5 = SMC_DCIN_ISENSE
- SMC_ADC6 = SMC_HPD_ISENSE
- SMC_ADC7 = SMC_BMON_ISENSE
- SMC_ADC8 = SMC_HS_COMPUTING_ISENSE
- SMC_ADC9 = SMC_OTHER_HI_ISENSE
- SMC_ADC10 = SMC_1V53_ISENSE
- SMC_ADC11 = SMC_CPUVCCIO_ISENSE
- SMC_ADC12 = SMC_GFX_VSENSE
- SMC_ADC13 = SMC_CPU_SA_ISENSE
- SMC_ADC14 = SMC_3V3S0_ISENSE
- SMC_ADC15 = SMC_WLAN_ISENSE
- SMC_ADC16 = SMC_LCDBKLT_ISENSE
- SMC_ADC17 = NC_SMC_ADC17
- SMC_ADC18 = SMC_GFX_ISENSE
- SMC_ADC19 = SMC_GFX_ISENSE
- SMC_ADC20 = NC_SMC_ADC20
- SMC_ADC21 = NC_SMC_ADC21
- SMC_ADC22 = NC_SMC_ADC22
- SMC_ADC23 = SMC_ADC23
- SMC_GFX_OVERTEMP = NC_SMC_GFX_OVERTEMP
- SMC_GFX_THROTTLE L = NC_SMC_GFX_THROTTLE L
- SMC_FAN_1_CTL = NC_SMC_FAN_1_CTL
- SMC_FAN_1_TACH = NC_SMC_FAN_1_TACH
- ENET_ASF_GPIO = NC_ENET_ASF_GPIO
- SMC_MPM5_LED_PWR = NC_SMC_MPM5_LED_PWR
- SMC_MPM5_LED_CHG = NC_SMC_MPM5_LED_CHG
- SYS_TDM_ONEWIRE = NC_SYS_TDM_ONEWIRE


- SMC_DP_HPD L = NC_SMC_DP_HPD L
- CHGR_ACOK = MAKE_BASE=TRUE
- HISIDE_ISENSE_OC = NC_HISIDE_ISENSE_OC
- SMBUS_SMC_4_ASF_SCL = NC_SMBUS_SMC_4_ASF_SCL
- SMBUS_SMC_4_ASF_SDA = NC_SMBUS_SMC_4_ASF_SDA
- BDV_BKL_PWM = NC_BDV_BKL_PWM
- SMC_PME_S4_DARK L = =TBT_WAKE L
- SMC_T25_EN L = NC_SMC_T25_EN L
- PM_CLK32K_SUSCLK R1 = SMC_CLK32K

SMC12 SPI Support

Series resistors are not stuffed until the topology of 2 SPI Masters are verified.




SMC12 PECEI Support




SMC12 Eng Pkg Support

Eng Package requires 1.2V ON SMC_ADC23 pin.




BATLOW# Isolation




SYNC_MASTER=J13_MLB		SYNC_DATE=10/06/2011	
SMC Support			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	50 OF 109
		SHEET	41 OF 72

LPC+SPI Connector



SPI Bus Series Termination



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		42 OF 72	
IV ALL RIGHTS RESERVED			

8

7

6

3

2

1

D

D

C

C


B

B


A

A


PCH S0 SMBus "0" Connections




SMC "0" SMBus S0 Connections



SMC "5" SMBus G3H Connections



SMC "3" SMBus S3 Connections




Internal DP

(* = Multiple options)

	K21		K78	
	Samsung	LGD	Samsung	LGD AUO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N	Y	*	Y *
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y	N	*	N *
DVR - (Write: 0x4E Read: 0x4F)	Y	Y	Y	Y N


SMC "2" SMBus S3 Connections



Left I/O Board

ALS - (write: 0x72 Read: 0x73)
 Finstack Temp - (Write: 0x92 Read: 0x93)

PCH S0 "SMLink 0" Connections




PCH S0 "SMLink 1" Connections



SMLink 1 is slave port to
 access PCH

SMC S0 "1" SMBus Connections



SMC MASTER=113_MCB		SYMC_DATE=10/05/2011	
PAGE TITLE			
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	52 OF 109
		SHEET	43 OF 72

8

7

6

5


4

3


2

1


PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU SA Current Sense / Filter




VCCSA Voltage Sense / Filter




CPU Vcore Voltage Sense / Filter




GFX/IG Vcore Voltage Sense / Filter



CPU 1.05V VCCIO Current Sense / Filter



3.3V S0 FET Current Sense / Filter



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	53	OF	109
SHEET	44	OF	72

D

D

C




C

B

B


A

A




SMC PARTS=113.MBR		SYMC DATE=09/15/2011	
High Side Current Sensing			
Apple Inc.	DRAWING NUMBER	051-9276	SIZE D
	REVISION	2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		54 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		45 OF 72	
IV ALL RIGHTS RESERVED			

CPU Proximity Sensor




TBT Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors




SYNC MASTER=113_MLB		SYNC DATE=08/30/2011	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER 051-9276		SIZE D	
REVISION 2.7.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 109		SHEET 46 OF 72	

FAN CONNECTOR




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
PAGE TITLE: Fan			
DRAWING NUMBER: 051-9276		SIZE: D	
REVISION: 2.7.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 56 OF 109		SHEET: 47 OF 72	


IPD Flex Connector




Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
IPD / KBD Backlight		DRAWING NUMBER	SIZE
Apple Inc.		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 72	
IV ALL RIGHTS RESERVED			




SYNC MASTER=113 MLB		SYNC DATE=10/13/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	49 OF 72
		SIZE	D

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ


GAIN 6DB





SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
PAGE TITLE AUDIO: SPEAKER AMP			
DRAWING NUMBER 051-9276		SIZE D	
REVISION 2.7.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 62 OF 109	
		SHEET 50 OF 72	

苹果笔记本维修交流群：325742634


MLB to LIO Power Cable Connector



Debug LEDs
(For development only)




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0560	1	RES, MF, 90.9KOHM, 1, 1/20W, 0201	R6912	CRITICAL	MPM5: YES
117S0008	1	RES, MF, 100KOHM, 1, 1/20W, 0201	R6911	CRITICAL	MPM5: YES




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



K99-Specific
Battery Connector



Right Speaker Connector



DC-In & Battery Connectors

Apple Inc.

051-9276

2.7.0

69 OF 109

51 OF 72

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


Need to stuff R7092 if either PP5V5_DCIN:YES or PP5V5_VDDP are used!

Reverse-Current Protection

Inrush Limiter

5.5v "G3Hot" Supply

PP5V5_DCIN:YES




Max Current = 8A

f = 400 kHz

* R7051 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON _P AND _N. (FROM INTERSIL)

苹果笔记本维修交流群 : 325742634

SYNC MASTER=113 M.L.B		SYNC DATE=10/10/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		70 OF 109	
SHEET		52 OF 72	




INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V


$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=113 MLB		SYNC DATE=09/01/2011	
System Agent Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 72	
IV ALL RIGHTS RESERVED			

苹果笔记本维修交流群：325742634



SYNC MASTER=113 MLB		SYNC DATE=11/18/2011	
PAGE TITLE			
5V / 3.3V Power Supply			
Apple Inc.	DRAWING NUMBER	051-9276	SIZE D
	REVISION	2.7.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	72 OF 109	SHEET	54 OF 72




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0460	1	RES, MF, 60.4KOHM, 1.1/20W, 0201	R7316		LVDDR3_HW:YES

If LVDDR3_HW:NO is turned ON, switch R2821 & R7971 back to the original value for 1.5V DDR unless 1V5R1V35_SW is turned ON

DRAWING NUMBER		051-9276	SIZE	D
REVISION		2.7.0		
PAGE		73 OF 109		
SHEET		55 OF 72		



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




SYMC_WAFER=113_MCB		SYMC_DATE=09/22/2011	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
DRAWING NUMBER		SIZE	
051-9276		D	
REVISION		PAGE	
2.7.0		74 OF 109	
BRANCH		SHEET	
		56 OF 72	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

CPU=IV Bridge ULV, AXG=GT2



CPU IMPV7 & AXG VCore Output		
Apple Inc.	DRAWING NUMBER 051-9276	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 2.7.0	PAGE 75 OF 109
		SHEET 57 OF 72


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 25.6A$
 $V_{out} = 0.5V * (1 + R_a / R_b)$


SYMC-WAFER-113-MER		SYMC-DATE-09/01/2011	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
Apple Inc.	DRAWING NUMBER	051-9276	SIZE D
	REVISION	2.7.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE 76 OF 109	
SHEET		58 OF 72	

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO




1.05V S0 LDO




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 109
		SHEET	59 OF 72




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	0.7? A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)




MOSFET	PQFN2X2
CHANNEL	N-TYPE
RDS(ON)	9.4 mOhm @4.5V
LOADING	5 A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)



MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)



MOSFET	SiA427
CHANNEL	P-TYPE 12V/8V
RDS(ON)	29 mOhm @4.5V
LOADING	100? mA (EDP)



MOSFET	DMP2018LFK
CHANNEL	P-TYPE
RDS(ON)	11-16 mOhm @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K21 MLB SYNC DATE=12/13/2010

Power FETs

Apple Inc.


DRAWING NUMBER: 051-9276
REVISION: 2.7.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 78 OF 109
SHEET: 60 OF 72

S5 Rail Enables & PGOOD


=PP3V42 G3H PWRCTL Internal pull-ups 100K +/- 20%




Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKEUP_EN	PM_S5_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S1_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S1AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4C)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Deep Sleep (S5C)	0	1	0	0	0	0	0
Battery Off (S5Batt)	1	0	0	0	0	0	0
Battery Off (S5Batt)	1	0	0	0	0	0	0


3.3V, 5V S3 ENABLE



3.3V/5.0V Sus ENABLE




S0 Rail PGOOD (BJT Version)




Worst-Case Thresholds:
 Q2: 0.XXXV
 Q3: 0.640V
 3.3V w/Divider: 2.345V
 Q4: 0.660V

S0 Rail PGOOD Circuitry (ISL Version in development)

Thresholds:
 VDD: 2.734V-3.010V
 V2MON: 2.815V-3.099V
 V3MON: 0.572V-0.630V
 V4MON: 0.572V-0.630V




S0 ENABLE



CHGR VFRQ Generation




3.3V SUS Detect



WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



PAGE TITLE		PAGE NUMBER	
Power Control 1/ENABLE		051-9276	
Apple Inc.		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		79 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 72	
IV ALL RIGHTS RESERVED			

LCD Connector
Internal DP Connector: 518S0829


CRITICAL
J9000
20525-130E-01
F-RT-SM



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
Internal DisplayPort Connector			
DRAWING NUMBER		051-9276	
REVISION		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 72	
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES, MF, 1/20W, 17.8K, 1, 0201	R9410, R9413		TBTHV:P12V
118S0145	2	RES, MF, 1/20W, 17.8K, 1, 0201	R9411, R9414		TBTHV:P12V


	Nominal	Min	Max
IHV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

Thunderbolt Connector A



SYNC MASTER=113 MLB		SYNC DATE=11/18/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9276	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	2.7.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	94 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 72
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=113 MLEB SYNC DATE=10/13/2011

Apple Inc. DRAWING NUMBER: 051-9276 SIZE: D

REVISION: 2.7.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 97 OF 109
SHEET: 64 OF 72

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_45S and CPU_27P4S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes CPU_8MIL.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes CPU_ITP.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_COMP_2SELF and CPU_COMP_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CPU_VCCSENSE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_VCCSENSE_2SELF and CPU_VCCSENSE_2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIE_80D and CLK_PCIE_80D.

PCIe Clock Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include CLK_PCIE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

CPU PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_CPU_TX, PCIE_CPU_RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_RX2TX, PCIE_2OTHERHS, PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCIE_2SELF and CLK_PCIE_2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_2OTHERHS, PCIE_2OTHER.

PCH PCIe Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PCIE_PCH_TX, PCIE_PCH_RX, PCIE_PCH_TX, PCIE_PCH_RX, PCIE_PCH_TX, PCIE_PCH_RX, PCIE_PCH_TX, PCIE_PCH_RX, PCIE_PCH_TX, PCIE_PCH_RX, PCIE_PCH_TX, PCIE_PCH_RX.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE_TX2TX, PCIE_RX2RX, PCIE_TX2OTHERTX, PCIE_RX2OTHERRX, PCIE_TX2RX, PCIE_2OTHERHS, PCIE_2OTHER.

Note: DisplayPort tables are on Page 103

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, and a fourth column with constraint names and values. Rows include DMI_S2N, DMI_N2S, FDI_DATA, CPU_45S, CPU_27P4S, CPU_COMP, CPU_SM_RCOMP, CPU_CATERER_L, CPU_PRRGD, CPU_THRMTRIP_L, DMI_CLK100M, DP_LL_REF_CLK120M, ITPCPU_CLK100M, ITPXDP_CLK100M, XDP_CPU_CLK100M, XDP_CPU_TDI, XDP_CPU_TDO, XDP_CPU_TMS, XDP_CPU_TCK, XDP_CPU_TRST_L, XDP_BPM_L, XDP_BPM_L_R_CFG, XDP_OBSDATA_B, XDP_CPURST_L, CPU_VCCSENSE, CPU_VCCIOSENSE, CPU_AXG_SENSE, CPU_VALSENSE, CPU_SVIDALERT_L, CPU_SVIDSCLK, CPU_SVIDSOUT, PCIE_CPU_MUX_R2D, PCIE_CPU_MUX_D2R, PCIE_CPU_SSD_R2D, PCIE_CPU_SSD_D2R, PCIE_CLK100M_SSD, DP_INT_ML, DP_INT_AUXCH.

DMI/FDI

PCIe SSD

DP

Metadata box containing: SYNC MASTER=CONSTRAINTS, SYNC DATE=01/11/2012, CPU Constraints, Apple Inc., Drawing Number 051-9276, Revision 2.7.0, Page 100 OF 109, Sheet 65 OF 72.

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_45S, MEM_72D, MEM_80D.

Spacing Rule Sets

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_DATA2SELF, MEM_DQS2OWNDATA, MEM_CMD2CMD, MEM_CMD2CTRL, MEM_CTRL2CTRL, MEM_CLK2CLK, MEM_2OTHERMEM, MEM_2PWR, MEM_2GND, MEM_2OTHER.

PalPilot Spacing "Real" Spacing

Table with 2 columns: PalPilot Spacing, "Real" Spacing. Rows include =2x_DIELECTRIC, =5.7x_DIELECTRIC, =4x_DIELECTRIC, =4x_DIELECTRIC, =8.6x_DIELECTRIC, =5.7x_DIELECTRIC, =GND_P2MM, =8.6x_DIELECTRIC.

Memory to Power Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_PWR, MEM_PWR.

Memory to GND Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes GND.

Memory Bus Spacing Group Assignments

Large table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_A_DQS_0 to MEM_B_DQS_7, MEM_A_DATA_0 to MEM_B_DATA_7, MEM_CMD, MEM_CTRL, MEM_CLK, MEM_2OTHERMEM.

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Rows include MEM_A_CLK, MEM_A_CMD, MEM_A_CTRL, MEM_A_DATA_0 to MEM_A_DATA_7, MEM_A_DQS_0 to MEM_A_DQS_7, MEM_B_CLK, MEM_B_CMD, MEM_B_CTRL, MEM_B_DATA_0 to MEM_B_DATA_7, MEM_B_DQS_0 to MEM_B_DQS_7, MEM_PWR.

Metadata box containing: SYNC MASTER=CONSTRAINTS, SYNC DATE=01/11/2012, PAGE TITLE: Memory Constraints, Apple Inc. logo, DRAWING NUMBER: 051-9276, REVISION: 2.7.0, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: SATA_80D, *, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: SATA_ICOMP, *, =4x_DIELECTRIC, ?.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include SATA3_PCH_TX, SATA3_PCH_RX, SATA3_PCH_TX, etc.

Table with 7 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA3_TX2TX, SATA3_RX2RX, SATA3_TX2OTHERTX, etc.

Table with 7 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA3_TX2TX, SATA3_RX2RX, SATA3_TX2OTHERTX, etc.

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: UART_45S, *, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: UART, *, =2x_DIELECTRIC, ?.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: PCH_USB_RBBIAS, *, =STANDARD, 8 MIL, 8 MIL, =STANDARD, =STANDARD, =STANDARD. Row 2: USB_80D, *, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF, =80_OHM_DIFF.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: USB, *, =2x_DIELECTRIC, ?.

Table with 7 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row 1: USB, TOP,BOTTOM, =4x_DIELECTRIC, ?.

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB3_PCH_TX, USB3_PCH_RX, USB3_PCH_TX, etc.

Table with 7 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB3_TX2TX, USB3_RX2RX, USB3_TX2OTHERTX, etc.

Table with 7 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB3_TX2TX, USB3_RX2RX, USB3_TX2OTHERTX, etc.

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various nets like SATA HDD R2D C P, SATA SSD R2D MUX IN P, USB HUB UP P, etc.

SATA SSD

USB Hub nets

USB Camera nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

Unused USB nets

Metadata box containing: SYNC MASTER=CONSTRAINTS, SYNC DATE=01/11/2012, PCH Constraints 1, Apple Inc., DRAWING NUMBER 051-9276, REVISION 2.7.0, PAGE 102 OF 109, SHEET 67 OF 72.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_45S and CLK_LPC_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB_45S_R_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XDP Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes PCH_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCH_ITP.

DisplayPort

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP_80D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP_2DP, DP_2OTHERHS, DP_2OTHER, DP_AUX.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DP_TX.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_45S and CLK_25M_45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints for PCH nets like LPC_AD, SMBUS_PCH_CLK, HDA_BIT_CLK, etc.

Chipset Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints for chipset nets like DP_TBT_ML, DP_TBT_AUXCH, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints for clock nets like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_SB, etc.

Metadata block containing drawing title 'PCH Constraints 2', Apple Inc. logo, drawing number '051-9276', revision '2.7.0', and page information '103 OF 109' and '68 OF 72'.

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D P<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D N<1..0>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>
	DP_80D	DP_TX	DP A LSX ML P<1>
	DP_80D	DP_TX	DP A LSX ML N<1>
	TBTDR_80D	TBTDR_RX	TBT A D2R C P<1..0>
	TBTDR_80D	TBTDR_RX	TBT A D2R C N<1..0>
	TBTDR_80D	TBTDR_RX	TBT A D2R P<1>
	TBTDR_80D	TBTDR_RX	TBT A D2R N<1>
	TBTDR_80D	TBTDR_RX	TBT A D2R P<0>
	TBTDR_80D	TBTDR_RX	TBT A D2R N<0>
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
	DP_80D	DP_AUX	DP TBTPA AUXCH P
	DP_80D	DP_AUX	DP TBTPA AUXCH N
	DP_80D	DP_AUX	DP A AUXCH DDC P
	DP_80D	DP_AUX	DP A AUXCH DDC N
	TBTDR_80D	TBTDR_RX	TBT A D2R1 AUXDDC P
	TBTDR_80D	TBTDR_RX	TBT A D2R1 AUXDDC N
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C N<1..0>
	TBTDE_80D	TBTDR_TX	TBT B R2D P<1..0>
	TBTDE_80D	TBTDR_TX	TBT B R2D N<1..0>
DP_TBTPB_ML	DP_80D	DP_TX	DP TBTPB ML C P<3..1:2>
DP_TBTPB_ML	DP_80D	DP_TX	DP TBTPB ML C N<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>
	DP_80D	DP_TX	DP B LSX ML P<1>
	DP_80D	DP_TX	DP B LSX ML N<1>
	TBTDR_80D	TBTDR_RX	TBT B D2R C P<1..0>
	TBTDR_80D	TBTDR_RX	TBT B D2R C N<1..0>
	TBTDR_80D	TBTDR_RX	TBT B D2R P<1..0>
	TBTDR_80D	TBTDR_RX	TBT B D2R N<1..0>
TBT_B_D2R	TBTDE_80D	TBTDR_RX	TBT B D2R P<1..0>
TBT_B_D2R	TBTDE_80D	TBTDR_RX	TBT B D2R N<1..0>
	DP_80D	DP_AUX	DP TBTPB AUXCH C P
	DP_80D	DP_AUX	DP TBTPB AUXCH C N
	DP_80D	DP_AUX	DP TBTPB AUXCH P
	DP_80D	DP_AUX	DP TBTPB AUXCH N
	DP_80D	DP_AUX	DP B AUXCH DDC P
	DP_80D	DP_AUX	DP B AUXCH DDC N
	TBTDR_80D	TBTDR_RX	TBT B D2R1 AUXDDC P
	TBTDR_80D	TBTDR_RX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS		SYNC DATE=01/11/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 72	
IV ALL RIGHTS RESERVED			


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	40 43
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	40 43
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	40 43
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	40 43
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	40 43
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	40 43
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	40 43
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	40 43
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	40 43
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	40 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_P	52
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_N	52
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_R_P	52
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSI_R_N	52
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_P	52
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_N	52
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_R_P	52
SENSE_DIFFPAIR	1:1_DIFFPAIR		CHGR_CSO_R_N	52

SYNC MASTER=CONSTRAINTS		SYNC DATE=01/11/2012	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 109
		SHEET	70 OF 72

J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_P2MM	*	=1:1_DIFFPAIR	0.200 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SPKR_DIFFPAIR	*	=1:1_DIFFPAIR	0.300 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 P	45 46
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 N	45 46
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT THERMD P	46
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT THERMD N	46
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS P	46
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS N	46
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R P	46
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R N	46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THERMD P	9 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THERMD N	9 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS D2 P	46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS D2 N	46
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS N	44 58
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS P	44 58
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISNS1 P	44 56 57
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISNS1 N	44 57
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP ISUM R P	44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP ISUM R N	44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISNS1G P	44 57
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISNS1G N	44 57
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP ISUMG R P	44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP ISUMG R N	44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0 CS P	44 53
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0 CS N	44 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS R P	44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS R N	44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3S0 P	44 60
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3S0 N	44 60
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3S0 R P	44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3S0 R N	44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISUMG P	56 57
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISUMG N	56 57
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISUM P	56 57
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP ISUM N	56 57
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N	8 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P	8 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER N	45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER P	45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V5 S3 N	45 55
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V5 S3 P	45 55
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N	36 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P	36 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD N	37 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD P	37 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKIT N	8 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKIT P	8 45
AUD DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP INR P	6 39 50
AUD DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP INR N	6 39 50
	1:1_DIFFPAIR	AUDIO	MAX98300 R P	50
	1:1_DIFFPAIR	AUDIO	MAX98300 R N	50
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT P	6 50 51
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT N	6 50 51
		SB_POWER	PP3V3 S5	6 7
		SB_POWER	PP3V3 S0	6 7
		GND	GND	

SYNC MASTER=CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
Project Specific Constraints			
DRAWING NUMBER		051-9276	
REVISION		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		108 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		71 OF 72	
IV ALL RIGHTS RESERVED			

J11/J13 Board-Specific Spacing & Physical Constraints

Summary table with columns: BOARD LAYERS, BOARD AREAS, BOARD UNITS (MIL OR MM), ALLEGRO VERSION. Values: TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM; NO_TYPE, BGA; MM; 16.2

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DEFAULT for TOP, BOTTOM and ISL2-11 layers.

Single-ended Physical Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 27P4_OHM_SE for TOP, BOTTOM and ISL2-11 layers.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 35_OHM_SE for TOP, BOTTOM and ISL2-11 layers.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 40_OHM_SE for TOP, BOTTOM and ISL2-11 layers.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 45_OHM_SE for TOP, BOTTOM and ISL2-11 layers.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 50_OHM_SE for TOP, BOTTOM and ISL2-11 layers.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 55_OHM_SE for TOP, BOTTOM and ISL2-11 layers.

Differential Pair Physical Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 72_OHM_DIFF for TOP, BOTTOM and ISL2-11 layers.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include 80_OHM_DIFF for TOP, BOTTOM and ISL2-11 layers.

Spacing Constraints

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: 1:1_SPACING, *, 0.100 MM, ?

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: 1x_DIELECTRIC for TOP, BOTTOM; 1x_DIELECTRIC for ISL3, ISL10; 1x_DIELECTRIC for ISL4, ISL9; 1x_DIELECTRIC for *.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: DEFAULT for *; STANDARD for *; BGA_P1MM for *; BGA_P2MM for *.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: * for BGA; MEM_CLK for BGA; CLK_PCIE for BGA; CLK_SLOW for BGA.

Metadata box containing: SYNC MASTER=CONSTRAINTS, SYNC DATE=01/11/2012, PAGE TITLE: PCB Rule Definitions, DRAWING NUMBER: 051-9276, REVISION: 2.7.0, Apple Inc. logo, NOTICE OF PROPRIETARY PROPERTY, and page numbers 109 OF 109 and 72 OF 72.