

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

MLB,D1,SCH (Preliminary_Test)

7/7/12

Page	(csa)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER
2	2	System Block Diagram	MASTER	02/15/2011
3	3	Power Block Diagram	K17 REF	06/30/2009
4	4	Revision History	MASTER	MASTER
5	5	BOM Configuration	MASTER	MASTER
6	6	BOM Configuration	MASTER	MASTER
7	7	Functional / ICT Test	MASTER	MASTER
8	8	Power Aliases	MASTER	MASTER
9	9	Signal Aliases	D1 MLB TEST	01/27/2012
10	10	CPU DMI/PEG/FDI/RSVD	J30 MLB	07/14/2011
11	11	CPU CLOCK/MISC/JTAG	J30 MLB	07/14/2011
12	12	CPU DDR3 INTERFACES	J30 MLB	07/14/2011
13	13	CPU POWER	J30 MLB	07/14/2011
14	14	CPU GROUNDS	J30 MLB	07/14/2011
15	15	CPU DECOUPLING-I	MASTER	MASTER
16	16	CPU DECOUPLING-II	MASTER	MASTER
17	17	PCH SATA/PCIe/CLK/LPC/SPI	J13 MLB	09/15/2011
18	18	PCH DMI/FDI/PM/Graphics	J13 MLB	09/15/2011
19	19	PCH PCI/USB/TP/RSVD	J13 MLB	09/15/2011
20	20	PCH GPIO/MISC/NCTF	J13 MLB	09/15/2011
21	21	PCH POWER	J13 MLB	09/15/2011
22	22	PCH GROUNDS	J13 MLB	09/15/2011
23	23	PCH DECOUPLING	J13 MLB	09/15/2011
24	24	CPU & PCH XDP	J30 MLB	07/14/2011
25	25	Chipset Support	MASTER	MASTER
26	26	USB HUB & MUX	J5 AMD	08/17/2011
27	27	CPU Memory S3 Support	J5 MLB	07/29/2011
28	28	DDR3 SDRAM Bank A (Rank 0)	J5 MLB	07/14/2011
29	29	DDR3 SDRAM Bank B (Rank 0)	J5 MLB	07/14/2011
30	30	DDR3 Termination	MASTER	MASTER
31	31	DDR3/FRAMEBUF VREF MARGINING	J5 MLB	07/29/2011
32	32	ALS/CAMERA CONNECTOR	MASTER	MASTER
33	33	Thunderbolt Host (1 of 2)	J5 MLB KEPLER	11/14/2011
34	34	Thunderbolt Host (2 of 2)	J5 MLB KEPLER	11/14/2011
35	35	Thunderbolt Power Support	J5 MLB KEPLER	11/14/2011
36	36	RIO CONNECTORS	MASTER	MASTER
37	37	SSD/HDD Connectors	MASTER	MASTER
38	38	USB 3.0 CONNECTORS	J5 AMD	08/24/2011
39	39	SMC	D1 SENSORS	02/20/2012
40	40	SMC Support	D1 SENSORS	02/20/2012
41	41	LPC+SPI Debug Connector	D1 SENSORS	02/20/2012
42	42	SMBus Connections	MASTER	MASTER
43	43	Power Sensor: Load Side	D1 SENSORS	02/20/2012
44	44	Power Sensor: High Side	D1 SENSORS	02/20/2012
45	45	Thermal Sensors	D1 SENSORS	02/20/2012


Page	(csa)	Contents	Sync	Date
46	46	Fan Connectors	J5 MLB	07/29/2011
47	47	KEYBOARD/TRACKPAD (1 OF 2)	D2 MLB KEPLER	12/08/2011
48	48	KEYBOARD/TRACKPAD (2 OF 2)	D2 MLB KEPLER	12/08/2011
49	49	DIGITAL ACCELEROMETER & GYRO	J5 MLB	07/29/2011
50	50	SPI ROM	J13 MLB	01/20/2012
51	51	AUDIO: CODEC/REGULATOR	D1 AUDIO	06/06/2012
52	52	AUDIO: HEADPHONE FILTER	D1 AUDIO	06/06/2012
53	53	AUDIO: SPEAKER AMP	D1 AUDIO	06/06/2012
54	54	AUDIO: JACK	D1 AUDIO	06/06/2012
55	55	AUDIO: JACK TRANSLATORS	D1 AUDIO	06/06/2012
56	56	DC-In & Battery Connectors	MASTER	MASTER
57	57	PBus Supply & Battery Charger	MASTER	MASTER
58	58	System Agent Supply	MASTER	MASTER
59	59	5V / 3.3V Power Supply	MASTER	MASTER
60	60	1.5V DDR3 Supply	MASTER	MASTER
61	61	CPU IMVP7 & AXG VCore Regulator	MASTER	MASTER
62	62	CPU IMVP7 & AXG VCore Output	MASTER	MASTER
63	63	CPUVCCIO (1.05V) Power Supply	MASTER	MASTER
64	64	Misc Power Supplies	MASTER	MASTER
65	65	Power FETs	MASTER	MASTER
66	66	Power Control 1/ENABLE	MASTER	MASTER
67	67	eDP Display Connector	D1 SENSORS	07/11/2012
68	68	DCD Crossbar	MASTER	MASTER
69	69	Thunderbolt Connector A	J5 MLB KEPLER	11/14/2011
70	70	Thunderbolt Connector B	J5 MLB KEPLER	11/14/2011
71	71	LCD Backlight Driver (LP8545)	J5 MLB KEPLER	09/21/2011
72	72	CPU Constraints	J5 MLB	09/13/2011
73	73	Memory Constraints	J5 MLB	09/13/2011
74	74	PCH Constraints 1	J5 MLB KEPLER	09/21/2011
75	75	PCH Constraints 2	J5 MLB	07/29/2011
76	76	Thunderbolt Constraints	T29 CR	08/31/2011
77	77	SMC Constraints	J5 MLB	07/29/2011
78	78	Project Specific Constraints	J5 MLB	07/29/2011
79	79	PCB Rule Definitions	J5 MLB	07/29/2011
80	80	Power Sensors: Extended	D1 SENSORS	07/11/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
Preliminary_Test	1	SCHEM MLB D1	SCH	CRITICAL	
820-3190	1	PCBP MLB(NEW 2) D1	PCB	CRITICAL	


DRAWING
 TITLE=MLB (NEW 2)
 ABBREV=ABBREV
 LAST MODIFIED=Thu May 10 09:19:18 2012

DRAWING TITLE		SCHEM,MLB,D1	
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		1 OF 80	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	
		2 OF 80	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D1 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17_REF SYNC DATE=06/30/2009

Power Block Diagram

Apple Inc.

DRAWING NUMBER: <Preliminary Test> SIZE: C

REVISION: <no_LABEL>


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SHEET: 3 OF 80

www.laptop-schematics.com

www.laptop-schematics.com
EMPTY
www.laptop-schematics.com


www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	4 OF 80

www.laptop-schematics.com

www.laptop-schematics.com
EMPTY

www.laptop-schematics.com



SYNC MASTER=MASTER		SYNC DATE=MASTER	
BOM Configuration			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
		6 OF 80	

Functional Test Points

Table of functional test points including J5650 (LEFT FAN CONN), J5660 (RIGHT FAN CONN), J3502 (ALS/CAMERA CONN), J4400 (RIO CABLE CONN), J4410 (RIO FLEX CONN), J5815 (KBD BACKLIGHT CONN), J6950 (MAIN BATT CONN), J6801 (2 MIC CONN), J4600 (LEFT USB CONN), J5650 (LEFT FAN CONN), J5660 (RIGHT FAN CONN), J3502 (ALS/CAMERA CONN), J4400 (RIO CABLE CONN), J4410 (RIO FLEX CONN), J5815 (KBD BACKLIGHT CONN), J6950 (MAIN BATT CONN), J6801 (2 MIC CONN), J4600 (LEFT USB CONN).

Table of test points for various connectors and components including U1000 CHAR2 TPS, U1800 CHAR2 TPS, U4900 CHAR2 TPS, J6701 (AUDIO JACK CONN), J6802 (AUDIO LEFT SPEAKER CONN), J6803 (AUDIO RIGHT SPEAKER CONN), J9000 (EDP CONN), J3401 & J3402 (AIRPORT/BT/CAMERA CONN).

Table of test points for power rails and other components including J5713 (KEY BOARD CONN), J5700 (IPD FLEX CONN), J4500 (SSD/HDD FLEX CONN), J5100 (LPC + SPI CONN).

Table of test points for ICT (In-Circuit Test) including CPU NO_TESTS, TP TBT MONDC0, TP TBT MONDC1, TP TBT ECIE RESET0 L, TP TBT ECIE RESET1 L, TP TBT ECIE RESET2 L, TP TBT ECIE RESET3 L, TP TBT XTAL25OUT, TP DP TBT SRC ML CP<3>, TP DP TBT SRC ML CN<3>, TP DP TBT SRC ML CP<2>, TP DP TBT SRC ML CN<2>, TP DP TBT SRC ML CP<1>, TP DP TBT SRC ML CN<1>, TP DP TBT SRC ML CP<0>, TP DP TBT SRC ML CN<0>, TP DP TBT SRC AUXCH CP, TP DP TBT SRC AUXCH CN, TP SPI CS1 L, TP PCH GPIO8, TP PCH STRP BBS1, TP PCH STRP ESI L, TP PCH TP23, TP PCI CLK33M OUT2, TP PCIE CLK100M PEGAN, TP PCIE CLK100M PEGAP, TP PM SLP A L, TP PPVOUT PCH DCPSSUBYP, TP SMC MPM5 LED PWR, TP SMC MPM5 LED CHG, TP SMS INT2, MEM A DO<0>, MEM A DO<12..2>, MEM A DO<19..14>, MEM A DO<24..21>, MEM A DO<32..26>, MEM A DO<42..34>, MEM A DO<54..44>, MEM A DO<63..58>, MEM B DO<2..0>, MEM B DO<13..4>, MEM B DO<19..15>, MEM B DO<25..21>, MEM B DO<35..27>, MEM B DO<40..37>, MEM B DO<47..42>, MEM B DO<57..49>, MEM B DO<63..59>, NC MEM EVENT L, HDMI IG CLK C P, HDMI IG CLK C N, HDMI IG DATA C P<2..0>, HDMI IG DATA C N<2..0>, TP XDP PCH HOOK4, TP XDP PCH HOOK5, TP XDP PCH OBSFN B<0>, TP XDP PCH OBSFN B<1>, TP XDP PCH OBSFN A<0>, TP XDP PCH OBSFN A<1>, TP XDP PCH OBSFN D<0>, TP XDP PCH OBSFN D<1>, TP XDP PCH TRST L.


Table of test points for S2 CAMERA PCIE SIGNALS including NC PCIE CAMERA D2RP, NC PCIE CAMERA D2RN, NC PCIE CAMERA R2D CN, NC PCIE CAMERA R2D CP, NC PCIE CLK100M CAMERAN, NC PCIE CLK100M CAMERAP, NC NO_TESTS, NC PCIE 5 D2RN, NC PCIE 5 D2RP, NC PCIE 5 R2D CN, NC PCIE 5 R2D CP, NC PCIE 6 D2RN, NC PCIE 6 D2RP, NC PCIE 6 R2D CN, NC PCIE 6 R2D CP, NC PCIE 7 D2RN, NC PCIE 7 D2RP, NC PCIE 7 R2D CN, NC PCIE 7 R2D CP, NC PCIE 8 D2RN, NC PCIE 8 D2RP, NC PCIE 8 R2D CN, NC PCIE 8 R2D CP, TP PCIE CLK100M PE4N, TP PCIE CLK100M PE4P, TP PCIE CLK100M PE6N, TP PCIE CLK100M PE6P, TP SATA C D2RN, TP SATA C D2RP, TP SATA C R2D CN, TP SATA C R2D CP, TP SATA D D2RN, TP SATA D D2RP, TP SATA D R2D CN, TP SATA D R2D CP, TP SATA E D2RN, TP SATA E D2RP, TP SATA E R2D CN, TP SATA E R2D CP, TP SATA F D2RN, TP SATA F D2RP, TP SATA F R2D CN, TP SATA F R2D CP, TP CRT IG BLUE, TP CRT IG GREEN, TP CRT IG RED, TP CRT IG DDC CLK, TP CRT IG DDC DATA, TP CRT IG HSYNC, TP CRT IG VSYNC, TP HDA SDIN1, TP HDA SDIN2, TP HDA SDIN3, TP SDVO TVCLKINN, TP SDVO TVCLKINP, TP SDVO STALLN, TP SDVO STALLP, TP SDVO INTN, TP SDVO INTP, TP PCI PME L, TP PCI CLK33M OUT3, TP ISNS LCDBKLT, TP ISNS WLANN, TP ISNS WLANP, TP ISNS LCD PANELN, TP ISNS LCD PANELP, TP LPC DREQ0 L, TP LPC DREQ0 L, TP CLINK CLK, TP CLINK DATA, TP CLINK RESET L, TP XDP PCH HOOK4, TP XDP PCH HOOK5, TP XDP PCH OBSFN B<0>, TP XDP PCH OBSFN B<1>, TP XDP PCH OBSFN A<0>, TP XDP PCH OBSFN A<1>, TP XDP PCH OBSFN D<0>, TP XDP PCH OBSFN D<1>, TP XDP PCH TRST L.

Table of test points for S2 CAMERA PCIE SIGNALS including NC PCIE CAMERA D2RP, NC PCIE CAMERA D2RN, NC PCIE CAMERA R2D CN, NC PCIE CAMERA R2D CP, NC PCIE CLK100M CAMERAN, NC PCIE CLK100M CAMERAP, NC NO_TESTS, NC PCIE 5 D2RN, NC PCIE 5 D2RP, NC PCIE 5 R2D CN, NC PCIE 5 R2D CP, NC PCIE 6 D2RN, NC PCIE 6 D2RP, NC PCIE 6 R2D CN, NC PCIE 6 R2D CP, NC PCIE 7 D2RN, NC PCIE 7 D2RP, NC PCIE 7 R2D CN, NC PCIE 7 R2D CP, NC PCIE 8 D2RN, NC PCIE 8 D2RP, NC PCIE 8 R2D CN, NC PCIE 8 R2D CP, TP PCIE CLK100M PE4N, TP PCIE CLK100M PE4P, TP PCIE CLK100M PE6N, TP PCIE CLK100M PE6P, TP SATA C D2RN, TP SATA C D2RP, TP SATA C R2D CN, TP SATA C R2D CP, TP SATA D D2RN, TP SATA D D2RP, TP SATA D R2D CN, TP SATA D R2D CP, TP SATA E D2RN, TP SATA E D2RP, TP SATA E R2D CN, TP SATA E R2D CP, TP SATA F D2RN, TP SATA F D2RP, TP SATA F R2D CN, TP SATA F R2D CP, TP CRT IG BLUE, TP CRT IG GREEN, TP CRT IG RED, TP CRT IG DDC CLK, TP CRT IG DDC DATA, TP CRT IG HSYNC, TP CRT IG VSYNC, TP HDA SDIN1, TP HDA SDIN2, TP HDA SDIN3, TP SDVO TVCLKINN, TP SDVO TVCLKINP, TP SDVO STALLN, TP SDVO STALLP, TP SDVO INTN, TP SDVO INTP, TP PCI PME L, TP PCI CLK33M OUT3, TP ISNS LCDBKLT, TP ISNS WLANN, TP ISNS WLANP, TP ISNS LCD PANELN, TP ISNS LCD PANELP, TP LPC DREQ0 L, TP LPC DREQ0 L, TP CLINK CLK, TP CLINK DATA, TP CLINK RESET L, TP XDP PCH HOOK4, TP XDP PCH HOOK5, TP XDP PCH OBSFN B<0>, TP XDP PCH OBSFN B<1>, TP XDP PCH OBSFN A<0>, TP XDP PCH OBSFN A<1>, TP XDP PCH OBSFN D<0>, TP XDP PCH OBSFN D<1>, TP XDP PCH TRST L.

Table of test points for S2 CAMERA PCIE SIGNALS including NC PCIE CAMERA D2RP, NC PCIE CAMERA D2RN, NC PCIE CAMERA R2D CN, NC PCIE CAMERA R2D CP, NC PCIE CLK100M CAMERAN, NC PCIE CLK100M CAMERAP, NC NO_TESTS, NC PCIE 5 D2RN, NC PCIE 5 D2RP, NC PCIE 5 R2D CN, NC PCIE 5 R2D CP, NC PCIE 6 D2RN, NC PCIE 6 D2RP, NC PCIE 6 R2D CN, NC PCIE 6 R2D CP, NC PCIE 7 D2RN, NC PCIE 7 D2RP, NC PCIE 7 R2D CN, NC PCIE 7 R2D CP, NC PCIE 8 D2RN, NC PCIE 8 D2RP, NC PCIE 8 R2D CN, NC PCIE 8 R2D CP, TP PCIE CLK100M PE4N, TP PCIE CLK100M PE4P, TP PCIE CLK100M PE6N, TP PCIE CLK100M PE6P, TP SATA C D2RN, TP SATA C D2RP, TP SATA C R2D CN, TP SATA C R2D CP, TP SATA D D2RN, TP SATA D D2RP, TP SATA D R2D CN, TP SATA D R2D CP, TP SATA E D2RN, TP SATA E D2RP, TP SATA E R2D CN, TP SATA E R2D CP, TP SATA F D2RN, TP SATA F D2RP, TP SATA F R2D CN, TP SATA F R2D CP, TP CRT IG BLUE, TP CRT IG GREEN, TP CRT IG RED, TP CRT IG DDC CLK, TP CRT IG DDC DATA, TP CRT IG HSYNC, TP CRT IG VSYNC, TP HDA SDIN1, TP HDA SDIN2, TP HDA SDIN3, TP SDVO TVCLKINN, TP SDVO TVCLKINP, TP SDVO STALLN, TP SDVO STALLP, TP SDVO INTN, TP SDVO INTP, TP PCI PME L, TP PCI CLK33M OUT3, TP ISNS LCDBKLT, TP ISNS WLANN, TP ISNS WLANP, TP ISNS LCD PANELN, TP ISNS LCD PANELP, TP LPC DREQ0 L, TP LPC DREQ0 L, TP CLINK CLK, TP CLINK DATA, TP CLINK RESET L, TP XDP PCH HOOK4, TP XDP PCH HOOK5, TP XDP PCH OBSFN B<0>, TP XDP PCH OBSFN B<1>, TP XDP PCH OBSFN A<0>, TP XDP PCH OBSFN A<1>, TP XDP PCH OBSFN D<0>, TP XDP PCH OBSFN D<1>, TP XDP PCH TRST L.


Table of test points for S2 CAMERA PCIE SIGNALS including NC PCIE CAMERA D2RP, NC PCIE CAMERA D2RN, NC PCIE CAMERA R2D CN, NC PCIE CAMERA R2D CP, NC PCIE CLK100M CAMERAN, NC PCIE CLK100M CAMERAP, NC NO_TESTS, NC PCIE 5 D2RN, NC PCIE 5 D2RP, NC PCIE 5 R2D CN, NC PCIE 5 R2D CP, NC PCIE 6 D2RN, NC PCIE 6 D2RP, NC PCIE 6 R2D CN, NC PCIE 6 R2D CP, NC PCIE 7 D2RN, NC PCIE 7 D2RP, NC PCIE 7 R2D CN, NC PCIE 7 R2D CP, NC PCIE 8 D2RN, NC PCIE 8 D2RP, NC PCIE 8 R2D CN, NC PCIE 8 R2D CP, TP PCIE CLK100M PE4N, TP PCIE CLK100M PE4P, TP PCIE CLK100M PE6N, TP PCIE CLK100M PE6P, TP SATA C D2RN, TP SATA C D2RP, TP SATA C R2D CN, TP SATA C R2D CP, TP SATA D D2RN, TP SATA D D2RP, TP SATA D R2D CN, TP SATA D R2D CP, TP SATA E D2RN, TP SATA E D2RP, TP SATA E R2D CN, TP SATA E R2D CP, TP SATA F D2RN, TP SATA F D2RP, TP SATA F R2D CN, TP SATA F R2D CP, TP CRT IG BLUE, TP CRT IG GREEN, TP CRT IG RED, TP CRT IG DDC CLK, TP CRT IG DDC DATA, TP CRT IG HSYNC, TP CRT IG VSYNC, TP HDA SDIN1, TP HDA SDIN2, TP HDA SDIN3, TP SDVO TVCLKINN, TP SDVO TVCLKINP, TP SDVO STALLN, TP SDVO STALLP, TP SDVO INTN, TP SDVO INTP, TP PCI PME L, TP PCI CLK33M OUT3, TP ISNS LCDBKLT, TP ISNS WLANN, TP ISNS WLANP, TP ISNS LCD PANELN, TP ISNS LCD PANELP, TP LPC DREQ0 L, TP LPC DREQ0 L, TP CLINK CLK, TP CLINK DATA, TP CLINK RESET L, TP XDP PCH HOOK4, TP XDP PCH HOOK5, TP XDP PCH OBSFN B<0>, TP XDP PCH OBSFN B<1>, TP XDP PCH OBSFN A<0>, TP XDP PCH OBSFN A<1>, TP XDP PCH OBSFN D<0>, TP XDP PCH OBSFN D<1>, TP XDP PCH TRST L.

Functional / ICT Test header with Apple Inc. logo, drawing number, revision, and a table with columns for drawing number, size, preliminary test, and revision. Includes a notice of proprietary property and page number 7 OF 80.



TBT Rails (off when no cable)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		DRAWING NUMBER	
Apple Inc.		REVISION	SIZE
		<no_LABEL>	C
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		8 OF 80	



- CPU signals
- MEMVTT EN == DDRVTT EN
 - LCD BKLT EN == LVDS IG BKL ON
 - LCD PWR EN == LVDS IG PANEL PWR
- T29 Signals Through PEG
- PCIE TBT D2R P<3..0> == PEG D2R P<11..8>
 - PCIE TBT D2R N<3..0> == PEG D2R N<11..8>
 - PCIE TBT R2D C P<3..0> == PEG R2D C P<11..8>
 - PCIE TBT R2D C N<3..0> == PEG R2D C N<11..8>
 - SD PWR EN PCH == ENET LOW PWR PCH
 - SD PWR EN == ENET LOW PWR
 - TP FW PWR EN == FW PWR EN
- Unused PEG signals
- NC PEG D2RP<15..12> == PEG D2R P<15..12>
 - NC PEG D2RN<15..12> == PEG D2R N<15..12>
 - NC PEG R2D CP<15..12> == PEG R2D C P<15..12>
 - NC PEG R2D CN<15..12> == PEG R2D C N<15..12>
- Unused GPU signals
- NC PEG D2RP<7..0> == PEG D2R P<7..0>
 - NC PEG D2RN<7..0> == PEG D2R N<7..0>
 - NC PEG R2D CP<7..0> == PEG R2D C P<7..0>
 - NC PEG R2D CN<7..0> == PEG R2D C N<7..0>
 - NC DPA IG AUX CHP == DPA IG AUX CH P
 - NC DPA IG AUX CHN == DPA IG AUX CH N
- Unused SATA ODD Signals
- NC SATA ODD D2RN == SATA ODD D2R N
 - NC SATA ODD D2RP == SATA ODD D2R P
 - NC SATA ODD R2D CN == SATA ODD R2D C N
 - NC SATA ODD R2D CP == SATA ODD R2D C P
- Unused Memory Signals
- NC MEM A CLKP<1> == MEM A CLK P<1>
 - NC MEM A CLKN<1> == MEM A CLK N<1>
 - NC MEM B CLKP<1> == MEM B CLK P<1>
 - NC MEM B CLKN<1> == MEM B CLK N<1>
- UNUSED USB SIGNALS
- NC USB3 EXTC TXP == USB3 EXTC TX P
 - NC USB3 EXTC TXN == USB3 EXTC TX N
 - NC USB3 EXTC RXP == USB3 EXTC RX P
 - NC USB3 EXTC RXN == USB3 EXTC RX N
 - NC USB EXTCP == USB EXTC P
 - NC USB EXTCN == USB EXTC N
 - NC USB3 EXTD TXP == USB3 EXTD TX P
 - NC USB3 EXTD TXN == USB3 EXTD TX N
 - NC USB3 EXTD RXP == USB3 EXTD RX P
 - NC USB3 EXTD RXN == USB3 EXTD RX N
 - NC USB EXTD EHCIP == USB EXTD EHCI P
 - NC USB EXTD EHCIN == USB EXTD EHCI N
 - NC USB 4N == TP USB 4N
 - NC USB 4P == TP USB 4P
 - NC USB SDN == TP USB SDN
 - NC USB SDP == TP USB SDP
 - NC USB WLANN == TP USB WLANN
 - NC USB WLANP == TP USB WLANP
 - NC USB BT HSN == TP USB BT HSN
 - NC USB BT HSP == TP USB BT HSP
 - NC USB 12N == TP USB 12N
 - NC USB 12P == TP USB 12P
 - NC USB 13N == TP USB 13N
 - NC USB 13P == TP USB 13P
- Unused PGOOD signal
- TP P1V5S3RS0 RAMP DONE == P1V5S3RS0 RAMP DONE
 - TP DDRREG PGOOD == DDRREG PGOOD
- USB SIGNALS
- USB BT P == USBHUB DN1 P
 - USB BT N == USBHUB DN1 N
 - USB TPAD P == USBHUB DN2 P
 - USB TPAD N == USBHUB DN2 N
 - USB SMC P == USBHUB DN3 P
 - USB SMC N == USBHUB DN3 N
 - PU USBHUB DN4 P == USBHUB DN4 P
 - PJ USBHUB DN4 N == USBHUB DN4 N


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

- Digital Ground
- NC PCH GPIO64 CLKOUTFLEX0 == TP PCH GPIO64 CLKOUTFLEX0
 - NC PCH GPIO65 CLKOUTFLEX1 == TP PCH GPIO65 CLKOUTFLEX1
 - NC PCH GPIO66 CLKOUTFLEX2 == TP PCH GPIO66 CLKOUTFLEX2
 - NC PCH GPIO67 CLKOUTFLEX3 == TP PCH GPIO67 CLKOUTFLEX3

SYNC MASTER=D1 MLB TEST		SYNC DATE=01/27/2012	
PAGE TITLE		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	<no_LABEL>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET			9 OF 80



NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

OMIT_TABLE
CRITICAL

OMIT_TABLE
CRITICAL

MIN LINE WIDTH=0.3MM
MIN SKEW WIDTH=0.2MM
VOLTAGE=0.75V

NOTE: Intel validation sense lines per doc 439028 rev1.0 HR_PPDG sections 6.2.1 and 6.3.1.

NOTE: Intel does not recommend to use this analog sense due to accuracy concern.


These can be Placed close to J2500 and Only for debug access

FOR IYVBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED


SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU DMI/PEG/FDI/RSVD		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
REVISION		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
10 OF 80			

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=J30 MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU CLOCK/MISC/JTAG			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
		11 OF 80	



OMIT_TABLE
CRITICAL

OMIT_TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 C-35W)

IVY-BRIDGE
2C-35W

IVY-BRIDGE
2C-35W

MEMORY CHANNEL A

MEMORY CHANNEL B

SYNC MASTER=J30_MLB SYNC DATE=07/14/2011

CPU DDR3 INTERFACES


Apple Inc.


DRAWING NUMBER: <Preliminary Test> SIZE: C

REVISION: <no_LABEL>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 12 OF 80




SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU POWER			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<Preliminary Test>	C	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<no_LABEL>	PAGE	
		SHEET	
		13 OF 80	

PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.

PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.

PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.




SYNC MASTER=J30_MLB		SYNC DATE=07/14/2011	
PAGE TITLE			
CPU GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	14 OF 80

All INTEL recommendations from Intel doc #458544 Chief River Platform Power Design Guide v0p9

CPU VCORE DECOUPLING


Intel recommendation (Table 7-2): Option 2: 35x 2.2uF, 12x 22uF, 4x 470uF, or Option 3: 35x 2.2uF, 6x 22uF, 6x 330 uF



CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Table 7-7): 26x 1uF, 10x 10uF, 2x 330uF


PLACEMENT_NOTE (C1684-C167F):
Place near U1000 on bottom side of U1000



CPU VCCPLL DECOUPLING

Intel recommendation (table 7-5): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
CPU DECOUPLING-I			
DRAWING NUMBER		SIZE	
Apple Inc.		C	
DRAWING REVISION		REVISION	
<no_LABEL>		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		15 OF 80	


VAXG DECOUPLING

Intel recommendation (Table 7-4) for GT2 3.9mOhm LL: 11x 1uF, 6x 10uF, 6x 22uF, 2x 470uF

43 13 10 # =PPVCORE_S0_CPU_VCCAXG


PLACEMENT_NOTE (C1700-C1710):

Place on bottom side of U1000




PLACEMENT_NOTE (C1711-C1716):

CRITICAL CRITICAL CRITICAL CRITICAL CRITICAL CRITICAL




PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):

Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Table 7-11): 10x 1uF, 8x 10uF, 1x 330uF


27 13 11 # =PPIVSRIV35_S3_CPU_VCCDDR

PLACEMENT_NOTE (C1738-C1747):

Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING


Intel recommendation (Table 7-9): 5x 1uF, 5x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>		PAGE	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		16 OF 80	




Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.


Apple Inc. logo and text.

Apple Inc.
 DRAWING NUMBER: C
 REVISION: <no_LABEL>
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

17 OF 80



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH DMI/FDI/PM/Graphics			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			18 OF 80





SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH PCI/USB/TP/RSVD			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE 19 OF 80	

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.




R2574 is 1K series resistor between U2100 output and PCH input to reduce the current between the two drivers..

OMIT_TABLE		U1800	
		PCH-PPT-MB-SFF-ES1	
24	XDP FC1 TBT CIO PLUG EVENT	W1	BMBUSY*/GPIO0
30	FW PME L	B40	GPIO1
30	DPMUX UC IRO	C43	GPIO6 (6 OF 10)
39	SMC RUNTIME SCI L	A45	GPIO7
	TP PCH GPIO8	H17	GPIO8 (1PU 820274)
20	WOL EN	C5	LAN_PHY_PWR_CTRL/GPIO12
34	XDP FC0 PCH GPIO15 MEM VDD SEL 1V5 L	K6	GPIO15 (1PU)
34	XDP DD2 PCH GPIO16 AUD IPHS SWITCH EN PCH	AA3	SATAAGP/GPIO16
41	LPCPLUS GPIO	B44	GPIO17
20	ODD PWR EN L	M3	SCLOCK/GPIO22
	TBT GO2SX BIDIR	K15	GPIO24
39	SMC WAKE SCI L	C15	GPIO27 (1PU Deep4/25)
24	XDP DC0 PCH GPIO28 ISOLATE CPU MEM L	G1	GPIO28 (1PU 820274)
24	TBT SW RESET R L	R3	STP_PCI*/GPIO34
	XDP DC1 PCH GPIO35 MXM GOOD	W12	GPIO35
24	XDP DD0 PCH GPIO36 DP GPU TBT SEL	W6	SATA2GP/GPIO36
24	XDP DD1 PCH GPIO37 JTAG ISP TCK	M6	SATA3GP/GPIO37
30	JTAG ISP TDO	N3	GPIO38 (1PU 820274)
30	JTAG ISP TDI	U10	SDATAOUT0/GPIO39
25	FW PWR EN PCH	U1	SDATAOUT1/GPIO48
24	XDP DD3 PCH GPIO49 ENET LOW PWR PCH	AA1	SATA5GP/GPIO49
50 41 20	SPIROM USE MLB	K17	GPIO57



JTAG Isolation due to glitch in and out of sleep
NOTE: TCK from PCH is Push Pull CMOS
NOTE: TMS/TDI from PCH is Open Drain
NOTE: TDO from CR is Push Pull CMOS


R2185	10K	1	2	5%	1/20W	MF	201	FW PME L	20
R2196	10K	1	2	5%	1/20W	MF	201	SMC RUNTIME SCI L	20 39
R2190	100K	1	2	5%	1/20W	MF	201	LPCPLUS GPIO	7 20 41
R2197	10K	1	2	5%	1/20W	MF	201	TBT SW RESET R L	20
R2184	10K	1	2	5%	1/20W	MF	201	FW PWR EN PCH	20 25
R2150	10K	1	2	5%	1/20W	MF	201	PCH A20GATE	20
R2155	10K	1	2	5%	1/20W	MF	201	PCH RCIN L	20
R2194	10K	1	2	5%	1/20W	MF	201	WOL EN	20
R2192	10K	1	2	5%	1/20W	MF	201	TBT GO2SX BIDIR	20 33
R2193	100K	1	2	5%	1/20W	MF	201	SPIROM USE MLB	7 20 41 50
R2191	10K	1	2	5%	1/20W	MF	201	SMC WAKE SCI L	7 20 39
R2111	20K	2	1	5%	1/20W	MF	201	DPMUX UC IRO	20
R2195	100K	2	1	5%	1/20W	MF	201	AUD IPHS SWITCH EN PCH	24 25
R2112	10K	2	1	5%	1/20W	MF	201	ODD PWR EN L	20
R2198	10K	2	1	5%	1/20W	MF	201	XDP DD0 PCH GPIO36 DP GPU TBT SEL	20 24
R2116	10K	2	1	5%	1/20W	MF	201	ENET LOW PWR PCH	9 24 25



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			20 OF 80



www.laptop-schematics.com



OMIT_TABLE

U1800
PCH-PPT-MB-SFF-ES1
BGA
QP8D-MM915462
(9 OF 10)

AA7	AP2
AA9	AP4
AA11	AP7
AA39	AP9
AA41	AP11
AA43	AP17
AA45	AP21
AB2	AP23
AB4	AP25
AB17	AP29
AB25	AP31
AB33	AP33
AB35	AP35
AB37	AP37
AB48	AP41
AB50	AP43
AC7	AP45
AC9	AP48
AC11	AP50
AC17	AR6
AC25	AR8
AC41	AR17
AC43	AR19
AC45	AR21
AE7	AR31
AE9	AR35
AE11	AR37
AE13	AT7
AE15	AT9
AE17	AT11
AE25	AT39
AE35	AT41
AE41	AT43
AE43	AT45
AE45	AU17
AF2	AU37
AF4	AV2
AF8	AV4
AF19	AV48
AF25	AV50
AF27	AW7
AF29	AW9
AF31	AW11
AF35	AW13
AF48	AW23
AF50	AW25
AG7	AW27
AG9	AW29
AG11	AW36
AG17	AW39
AG19	AW41
AG29	AW43
AG31	AW45
AG35	AY10
AG41	B6
AG43	B10
AG45	B14
AH2	B18
AJ7	B22
AJ9	B26
AJ11	B30
AJ19	B34
AJ33	B38
AJ35	B42
AJ39	B46
AJ41	BA7
AJ43	BA9
AJ45	BA11
AK2	BA13
AK4	BA16
AK17	BA18
AK19	BA21
AK23	BA23
AK25	BA25
AK27	BA27
AK35	BA29
AK37	BA31
AK48	BA34
AK50	BA36
AL7	BA39
AL9	BA41
AL11	BA43
AL39	BA45
AL41	BB2
AL43	BB4
AL45	BB48
AM15	BB50
AM19	BC11
AM25	BC13
AM29	BC16
AM31	BC18
AM37	BC21

OMIT_TABLE


U1800
PCH-PPT-MB-SFF-ES1
BGA
QP8D-MM915462
(10 OF 10)

BC23	G39
BC25	G41
BC27	G43
BC29	J7
BC31	J9
BC34	J11
BC36	J13
BC39	J16
BC41	J18
BC43	J21
BC45	J23
BD15	J25
BD24	J27
BE7	J29
BE9	J31
BE11	J34
BE13	J36
BE16	J39
BE18	J41
BE21	J45
BE23	K2
BE25	K4
BE27	K48
BE29	K50
BE31	L7
BE34	L9
BE36	L11
BE39	L13
BE41	L16
BE43	L18
BE45	L21
BF2	L23
BF4	L25
BF15	L27
BF24	L29
BF48	L31
BF50	L34
BH6	L36
BH10	L39
BH14	L41
BH18	L43
BH22	L45
BH26	N7
BH28	N9
BH30	N11
BH32	N13
BH34	N21
BH38	N23
BH42	N25
BH44	N29
BH46	N31
BH48	N34
BK10	N39
BK14	N41
BK18	N43
BK22	N45
BK26	P2
BK30	P4
BK32	P48
BK34	P50
BK38	R17
BK42	R21
BK46	R31
D6	R37
D10	T7
D14	T9
D18	T11
D22	T13
D26	T41
D30	T43
D34	T45
D38	U31
D42	U49
D46	V2
F2	V4
F4	V7
F48	V9
F50	V11
G7	V15
G9	V17
G11	V27
G13	V29
G16	V33
G18	V35
G21	V41
G23	V43
G25	V45
G27	V48
G29	Y15
G31	Y17
G34	Y33
G36	Y35
G36	Y37

SYNC MASTER=J13 MLB SYNC DATE=09/15/2011

PCH GROUNDS

	DRAWING NUMBER	SIZE
	<Preliminary Test>	C
Apple Inc.	REVISION	
	<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	
	SHEET	
	22 OF 80	




SYNC MASTER=T13 MLB SYNC DATE=09/15/2011

PAGE TITLE: PCH DECOUPLING

DRAWING NUMBER	SIZE
<Preliminary Test>	C
REVISION	
<no_LABEL>	
BRANCH	
PAGE	
SHEET	23 OF 80

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

(R2560-R2563)
XDP_CPU:BPM

XDP BPM L<4>	R2560	0	1	2	5%	1/20W	MF	201
XDP BPM L<5>	R2561	0	1	2	5%	1/20W	MF	201
XDP BPM L<6>	R2562	0	1	2	5%	1/20W	MF	201
XDP BPM L<7>	R2563	0	1	2	5%	1/20W	MF	201

(R2564-R2567)
XDP_CPU:CFG

CPU CFG<12>	R2564	0	1	2	5%	1/20W	MF	201
CPU CFG<13>	R2565	0	1	2	5%	1/20W	MF	201
CPU CFG<14>	R2566	0	1	2	5%	1/20W	MF	201
CPU CFG<15>	R2567	0	1	2	5%	1/20W	MF	201

XDP

CPU PWRGD	R2500	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2502	0	1	2	5%	1/20W	MF	201
CPU CFG<0>	R2501	1K	1	2	5%	1/20W	MF	201
PM PCH SYS PWROK	R2504	330	1	2	5%	1/20W	MF	201

(R2520-R2537)
XDP PCH SIGNALS

XDP DA0 USB EXTA OC L	R2520	33	1	2	5%	1/20W	MF	201
XDP DA1 USB EXTB OC L	R2521	33	1	2	5%	1/20W	MF	201
XDP DA2 USB EXTC OC L	R2522	33	1	2	5%	1/20W	MF	201
XDP DA3 USB EXTD OC L	R2523	33	1	2	5%	1/20W	MF	201
XDP DB0 USB EXTB OC EHCI L	R2524	33	1	2	5%	1/20W	MF	201
XDP DB1 USB EXTD OC EHCI L	R2525	33	1	2	5%	1/20W	MF	201
XDP DB2 AP PWR EN	R2526	33	1	2	5%	1/20W	MF	201
XDP DB3 SDCONN STATE CHANGE	R2527	33	1	2	5%	1/20W	MF	201
XDP FC0 MEM VDD SEL 1V5 L	R2528	33	1	2	5%	1/20W	MF	201
XDP FC1	R2529	33	1	2	5%	1/20W	MF	201
XDP DC0 ISOLATE CPU MEM L	R2530	33	1	2	5%	1/20W	MF	201
XDP DC1 MXM GOOD	R2531	33	1	2	5%	1/20W	MF	201
XDP DC2 DP AUXCH ISOL	R2532	33	1	2	5%	1/20W	MF	201
XDP DC3 SATARDVR EN	R2533	33	1	2	5%	1/20W	MF	201
XDP DD0 DP GPU TBT SEL	R2534	33	1	2	5%	1/20W	MF	201
XDP DD1 JTAG ISP TCK	R2535	33	1	2	5%	1/20W	MF	201
XDP DD2 AUD IPHS SWITCH EN	R2536	33	1	2	5%	1/20W	MF	201
XDP DD3 ENET LOW PWR	R2537	33	1	2	5%	1/20W	MF	201

PCH/XDP Signal Isolation Notes:
- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
- 'Output' non-XDP signals require pulls.
- 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

XDP

ALL SYS PWRGD	R2584	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2585	0	1	2	5%	1/20W	MF	201

XDP

XDP CPU TDO	R2510	51	2	5%	1/20W	MF	201
XDP CPU TDI	R2511	51	2	5%	1/20W	MF	201
XDP CPU TMS	R2512	51	2	5%	1/20W	MF	201
XDP CPU TCK	R2513	51	2	5%	1/20W	MF	201
XDP CPU TRST L	R2514	51	2	5%	1/20W	MF	201

XDP

ITPCLK/HOOK4	R2515	0	1	2	5%	1/20W	MF	201
ITPCLK/HOOK5	R2516	0	1	2	5%	1/20W	MF	201
XDP CPU CLK100M P	R2515	0	1	2	5%	1/20W	MF	201
XDP CPU CLK100M N	R2516	0	1	2	5%	1/20W	MF	201
XDP CPU RESET L	R2505	1K	1	2	5%	1/20W	MF	201

PCH SIGNALS

XDP DA0 PCH GPIO059 USB EXTA OC L	R2590	0	1	2	5%	1/20W	MF	201
XDP DA1 PCH GPIO040 USB EXTB OC L	R2591	0	1	2	5%	1/20W	MF	201
XDP DB2 PCH GPIO10 AP PWR EN	R2596	0	1	2	5%	1/20W	MF	201
XDP DB3 PCH GPIO14 SDCONN STATE CHANGE	R2597	0	1	2	5%	1/20W	MF	201
XDP DC3 PCH GPIO19 SATARDVR EN	R2573	0	1	2	5%	1/20W	MF	201
XDP DC0 PCH GPIO28 ISOLATE CPU MEM L	R2570	0	1	2	5%	1/20W	MF	201
XDP DC2 PCH GPIO21 DP AUXCH ISOL	R2572	0	1	2	5%	1/20W	MF	201
XDP FC1 TBT CIO PLUG EVENT	R2574	1K	1	2	5%	1/20W	MF	201
XDP FC0 PCH GPIO15 MEM VDD SEL 1V5 L	R2595	0	1	2	5%	1/20W	MF	201
XDP DD1 PCH GPIO37 JTAG ISP TCK	R2575	0	1	2	5%	1/20W	MF	201
XDP DD2 PCH GPIO16 AUD IPHS SWITCH EN PCH	R2576	0	1	2	5%	1/20W	MF	201
XDP DD3 PCH GPIO49 ENET LOW PWR PCH	R2577	0	1	2	5%	1/20W	MF	201

Non-XDP Signals


USB EXTA OC L	R2590	0	1	2	5%	1/20W	MF	201
USB EXTB OC L	R2591	0	1	2	5%	1/20W	MF	201
AP PWR EN	R2596	0	1	2	5%	1/20W	MF	201
SDCONN STATE CHANGE	R2597	0	1	2	5%	1/20W	MF	201
SATARDVR EN	R2573	0	1	2	5%	1/20W	MF	201
ISOLATE CPU MEM L	R2570	0	1	2	5%	1/20W	MF	201
DP AUXCH ISOL	R2572	0	1	2	5%	1/20W	MF	201
TBT CIO PLUG EVENT ISOL	R2574	1K	1	2	5%	1/20W	MF	201
MEM VDD SEL 1V5 L	R2595	0	1	2	5%	1/20W	MF	201
JTAG ISP TCK	R2575	0	1	2	5%	1/20W	MF	201
AUD IPHS SWITCH EN PCH	R2576	0	1	2	5%	1/20W	MF	201
ENET LOW PWR PCH	R2577	0	1	2	5%	1/20W	MF	201

XDP


XDP PCH TDO	R2550	51	2	5%	1/20W	MF	201
XDP PCH TDI	R2551	51	2	5%	1/20W	MF	201
XDP PCH TMS	R2552	51	2	5%	1/20W	MF	201
XDP PCH TCK	R2556	51	2	5%	1/20W	MF	201

PAGE TITLE		SYNC DATE=07/14/2011	
CPU & PCH XDP		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<no_LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


GPIO Glitch Prevention




PCH Reset Button




Platform Reset Connections




33 MHz Clock Series Termination



SDCONN_STATE_CHANGE ISOLATION




System RTC Power Source & 32kHz / 25MHz Clock Generator



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



PAGE TITLE		SYNC DATE=MASTER	
Chipset Support			
Apple Inc.	DRAWING NUMBER	C	
	REVISION	<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE		
	SHEET	25 OF 80	

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1

STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE


CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STRAPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0485	1	XTAL 24MHZ 60PPM 16PF 2 5X2X0 55MM 90C	Y2700	CRITICAL	

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
38S082	1	USB HUB 2514B	U2700	CRITICAL	USBHUB:2514B
38S092	1	USB HUB 2513B	U2700	CRITICAL	USBHUB:2513B
38S098	1	USB HUB 2512B	U2700	CRITICAL	USBHUB:2512B


D1,D2 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST

TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721

USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=J5 AMD		SYNC DATE=08/17/2011	
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		SHEET	26 OF 80

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.


ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.



P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

1V35 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3





Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
S3	4	0	1	1	X	1	0	1
to	5	0	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	1	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J5_MLB		SYNC DATE=07/29/2011	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
			SHEET 27 OF 80



SYNC MASTER=J5 MLB SYNC DATE=07/14/2011


PAGE TITLE: **DDR3 SDRAM Bank A (Rank 0)**

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

DRAWING NUMBER: <Preliminary Test>
 REVISION: <no_LABEL>
 BRANCH: < >
 PAGE: < >
 SHEET: 28 OF 80



SYNC MASTER=J5 MLB
 SYNC DATE=07/14/2011
DDR3 SDRAM Bank B (Rank 0)
 Apple Inc.
 <Preliminary Test>
 REVISION
 <no_LABEL>
 BRANCH
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE
 SHEET
29 OF 80



JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

MEM Clock Termination
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE DDR3 Termination			
Apple Inc.		DRAWING NUMBER <Preliminary Test>	SIZE C
		REVISION <no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	SHEET 30 OF 80

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

D
C
B
A


D
C
B
A

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES MTL FILM 0 5% 0402 SM LFP	R3403 R3405		VREFDQ:LDO
116S0004	2	RES MTL FILM 0 5% 0402 SM LFP	R3409 R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES MTL FILM 1K 1% 0402 SM LFP	R3421 R3422 R3441 R3442		VREFDQ:M1_DAC
114S0171	2	RES MTL FILM 332 1% 0402 SM LFP	R3404 R3406		VREFDQ:M1_DAC

Required zero ohm resistors when no VREF margining circuit stuffed

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (= sourced)			+6.0mA - -6.0mA (= sourced)	+6.0mA - -5.0mA (= sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J5 MLB SYNC DATE=07/29/2011


DDR3/FRAMEBUF VREF MARGINING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

31 OF 80

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
ALS/CAMERA CONNECTOR			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
		32 OF 80	



NOTE: The following pins require testpoints:


0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

THUNDERBOLT HOST (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

33 OF 80



SYMC PARTS: MIB K9PLR		SYMC DATE: 11/14/2011	
PAGE TITLE: Thunderbolt Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	SIZE	C
	REVISION	<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE		
	SHEET	34 OF 80	

Thunderbolt 15V Boost Regulator

Page Notes

Power aliases required by this page

- =PPVIN SW TBTBST (8 13V Boost Input)
- =PP15V TBT REG (15V Boost Output)
- =PP3V3 TBT P3V3TBTRET (3 3V FET Input)
- =PP3V3 TBTLC FET (3 3V FET Output)
- =PP3V3 S0 TBTPWRCCTL
- =PP1V05 TBT P1V05TBTRET (1 05V FET Input)
- =PP1V05 TBTLC FET (1 05V FET Output)

Signal aliases required by this page

- =TBT CLKREQ L
- =TBT RESET L
- =TBT EN LC PWR
- =TBT EN LC ISOL
- =TBT CLKREQ ISOL L
- =TBT EN LC RC
- =TBT EN CIO PWR
- =TBT EN CIO PWR L

BOM options provided by this page

- TBTBST Y: Stuffs 15V boost circuitry

D

C

B


A

D

C

B

A



=PP15V TBT REG.
Vout = 15.47V
Max Current = 2A?
Freq = 500KHz

Vout = 1.6V * (1 + Ra / Rb)

Supervisor & CLKREQ# Isolation

TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.

1.05V TBT "CIO" Switch

Part	Load Switch
U3810	TPS22924C
Type	Load Switch
R(on)	18 3 mOhm Typ
	@ 2.5V
	24 mOhm Max

Part	Load Switch
U3820	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
	@ 1.05V
	11.5 mOhm Max

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
13890811	4	CAP CER 4.7UF 10% 25V X6S 0603	C3895,C3897,C3898,C389A	CRITICAL	TBTBST:Y

Thunderbolt Power Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <Preliminary Test>
REVISION: <no_LABEL>
PAGE: <no_LABEL>
SHEET: 35 OF 80

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00HM, 0201	L4470,L4471,L4473,L4474		

3V S3 WLAN FET

DEBUG CURRENT SENSE RD135 connects to PP3V3_WLAN_F

AIRPORT

Max Current = 2A (85C)

Part	TPS22924C
Type	Load Switch
R(on)	18.3 mOhms Typ
@ 2.5V	24 mOhms Max

RIO POWER CONNECTOR

CRITICAL
J4400
504050-0691
M-RT-SM


518s0862

RIO FLEX CONNECTOR

CRITICAL
J4410
DF40CG3_0-70DS-0.4V
F-ST-SM

Supervisor & CLKFREG # Isolation


Delay = 130 ms +/- 20%




*NOTE: This connector is shielded 70P Hirose Receptacle.

Note: This receptacle mates with the plug with APN 998-4708.

PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=MASTER	
RIO CONNECTORS					
Apple Inc.		DRAWING NUMBER	SIZE		
		<Preliminary Test>	C		
		REVISION			
		<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
				SHEET	36 OF 80




D2R Passive DeEmphasis
VALUE: 0.0 DB



C4518 & C4517 Placement Note:
It is critical that these two should be near
to U1800 pin AM1 and AM3.

R2D Passive DeEmphasis
VALUE: 0.0 DB




SATA GUMSTICK2 CONNECTOR

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
SSD/HDD Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		37 OF 80	

USB Port Power Switch

Left USB Port A



SYNC MASTER=15_AMD		SYNC DATE=08/24/2011	
PAGE TITLE			
USB 3.0 CONNECTORS			
Apple Inc.	DRAWING NUMBER	SIZE	
	<Preliminary Test>	C	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	<no_LABEL>	
	BRANCH		
	PAGE		
	SHEET	38 OF 80	


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B

A




Pin	Signal Name	Package Pin	Internal Pin	Function
75	LPC AD<0>	B13	LPC0AD0	AIN00 E2 SMC ADC0
75	LPC AD<1>	A13	LPC0AD1	AIN01 E1 SMC ADC1
75	LPC AD<2>	C12	LPC0AD2	AIN02 F2 SMC ADC2
75	LPC AD<3>	D11	LPC0AD3	AIN03 F1 SMC ADC3
75	LPC CLK33M SMC	H12	LPC0CLK	AIN04 B3 SMC ADC4
75	LPC FRAME L	D12	LPC0FRAME*	AIN05 A3 SMC ADC5
26	SMC LRESET L	C13	LPC0RESET*	AIN06 B4 SMC ADC6
41	LPC SERIRQ	(OD) H13	LPC0SERIRQ*	AIN07 A4 SMC ADC7
41	PM CLRUN L	(OD) G11	LPC0CLRUN*	AIN08 B5 SMC ADC8
41	LPC PWRDWN L	(OD) F13	LPC0PDP*	AIN09 A5 SMC ADC9
20	SMC RUNTIME SCI L	F12	LPC0OSCI*	AIN10 B6 SMC ADC10
20	SMC WAKE SCI L	B12	PK5	AIN11 A6 SMC ADC11
77	SMBUS SMC 0 S0 SCL	(OD) E10	T2C0SCL	AIN12 C1 SMC ADC12
77	SMBUS SMC 0 S0 SDA	(OD) D13	T2C0SDA	AIN13 C2 SMC ADC13
77	SMBUS SMC 1 S0 SCL	(OD) M4	T2C1SCL	AIN14 B1 SMC ADC14
77	SMBUS SMC 1 S0 SDA	(OD) N2	T2C1SDA	AIN15 B2 SMC ADC15
77	SMBUS SMC 2 S3 SCL	(OD) N8	T2C2SCL	AIN16 G2 SMC ADC16
77	SMBUS SMC 2 S3 SDA	(OD) M8	T2C2SDA	AIN17 G1 SMC ADC17
77	SMBUS SMC 3 SCL	(OD) L8	T2C3SCL	AIN18 H1 SMC ADC18
77	SMBUS SMC 3 SDA	(OD) K8	T2C3SDA	AIN19 H2 SMC ADC19
40	SMBUS SMC 4 ASF SCL	(OD) N7	T2C4SCL	AIN20 B7 SMC ADC20
40	SMBUS SMC 4 ASF SDA	(OD) M7	T2C4SDA	AIN21 A7 SMC ADC21
40	SMBUS SMC 5 G3 SCL	(OD) N4	T2C5SCL	AIN22 B8 SMC ADC22
40	SMBUS SMC 5 G3 SDA	(OD) N3	T2C5SDA	AIN23 A8 SMC ADC23
44	SMC FAN 0 CTL	H11	PM6/FAN0PWM0	C0- K2 CPU PROCHOT L
44	SMC FAN 0 TACH	L13	PM7/FAN0TACH0	C0+ K1 SMC VCIO CPU DIV2
46	SMC FAN 1 CTL	C11	PM6/FAN0PWM1	L2 SMC S5 PWRGD VIN
46	SMC FAN 1 TACH	A12	PM7/FAN0TACH1	L1 SPI DESCRIPTOR OVERRIDE L
7	TP SMC MPM5 LED PWR	G3	PM2/FAN0PWM2	C5 CPU CATERR L
7	TP SMC MPM5 LED CHG	D10	PM3/FAN0TACH2	D5 CPU THRMTRIP 3V3
44	SMC SYS KBDLED	L11	PM4/FAN0PWM3	M2 SMC PM G2 EN
44	SMC T25_EN L	N12	PM5/FAN0TACH3	M3 PM_DSX_PWRGD
44	SYS TDM ONEWIRE	N11	PM6/FAN0PWM4	M4 SMC DELAYED_PWRGD
44	SYS ONEWIRE	M11	PM7/FAN0TACH4	M1 SMC PROCHOT
44	HISIDE ISENSE OC	J4	PH2/FAN0PWM5	F11 SMC DEBUGPRT_RX L
44	SMC ODD DETECT	J2	PH3/FAN0TACH5	E11 SMC DEBUGPRT_TX L
44	CPU PECCI R	C4	PECI0RX	F4 SMC SYS_LED
44	SMC PECCI L	C6	PECI0TX	F3 SMC GFX_THROTTLE L
44	SMC BIL_BUTTON L	M13	PP0/IRQ116	M9 SPI SMC MISO
44	SMC DP_HPDL L	L12	PP1/IRQ117	N9 SPI SMC MOSI
44	SMC PME_S4_WAKE L	M5	PP2/IRQ118	L10 SPI SMC CLK
44	SMC PME_S4_DARK L	J12	PP3/IRQ119	K10 SPI SMC_CS L
44	SMC S4_WAKESRC_EN	J13	PP4/IRQ120	L9 S5_PWRGD
66	SMC LID	(OD) NC12	PP5/IRQ121	K9 PM_PCH_SYS_PWROK
44	ENET ASF GPIO	(OD) D4	PP0/IRQ124	K7 SMC DEBUGPRT_EN L
44	SMS INT L	E4	PP1/IRQ125	L7 SMC GFX_OVERTEMP
44	SMC BC_ACOK	F5	PP2/IRQ126	K3 ALL_SYS_PWRGD
44	G3_POWERON L	N5	PP3/IRQ127	K4 SMC_THRMTRIP
66	PM_SLP_S3 L	N6	PP4/IRQ128	J3 PM_PWRBTN L
66	PM_SLP_S4 L	K5	PP5/IRQ129	H4 PM_SYSRST L
66	PM_SLP_S5 L	M6	PP6/IRQ130	H3 MEM_EVENT L
44	SMC_ONOFF L	L6	PP7/IRQ131	G4 SMC_ADAPTER_EN
41	SMC_RX L	L3	U0RX	C9 SMC_OOB1_RX L
41	SMC_TX L	M1	U0TX	B9 SMC_OOB1_TX L
74	USB_SMC_N	E13	USB0DM	A9 IR_RX_OUT_RC
74	USB_SMC_P	E12	USB0DP	C8 BDV_BKL_PWM
				H10 SMC_BATLOW L


NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		SHEET	39 OF 80


SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"




SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES:5,6,8,10,12,16,18,20,24,25 MHz

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0486	1	XTAL,12MHZ,30PPM,10PF,3.2X2.5X0.7MM,50C	Y5010	CRITICAL	


Hall Effect pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-9320	1	SUBASSY,PCBA HALL EFFECT,J4	J5050	CRITICAL	

639-3261 (J4 Hall effect board) reports to 607-9320

HDMI HPD ESD PROTECTION




S4 SMC WAKE SOURCES





- 54 =CHGR ACOK = SMC BC ACOK
- 54 =HISIDE ISENSE OC = NC HISIDE ISENSE OC
- 39 SMC ADC0 = SMC CPU VSENSE
- 39 SMC ADC1 = SMC CPU ISENSE
- 39 SMC ADC2 = NC SMC GPU HI ISENSE
- 39 SMC ADC3 = SMC DCIN VSENSE
- 39 SMC ADC4 = SMC DCIN ISENSE
- 39 SMC ADC5 = SMC PBUS VSENSE
- 39 SMC ADC6 = SMC SSD ISENSE
- 39 SMC ADC7 = SMC BMON ISENSE
- 39 SMC ADC8 = SMC CPU HI ISENSE
- 39 SMC ADC9 = SMC OTHER HI ISENSE
- 39 SMC ADC10 = SMC MEM ISENSE
- 39 SMC ADC11 = SMC VCCIO ISENSE
- 39 SMC ADC12 = SMC AXG VSENSE
- 39 SMC ADC13 = SMC CPU SA ISENSE
- 39 SMC ADC14 = SMC CPU SA VSENSE
- 39 SMC ADC15 = SMC LCD PANEL ISENSE
- 39 SMC ADC16 = SMC LCDBKLT VSENSE
- 39 SMC ADC17 = SMC LCDBKLT ISENSE
- 39 SMC ADC18 = SMC AXG ISENSE
- 39 SMC ADC19 = NC SMC GPU PLV35 ISENSE
- 39 SMC ADC20 = SMC T25 ISENSE
- 39 SMC ADC21 = NC SMC PCH CORE ISENSE
- 39 SMC ADC22 = SMC X29 ISENSE
- 39 SMC ADC23 = SMC TBT ISENSE
- 39 SMBUS SMC 4 ASF SCL = NC SMBUS SMC 4 ASF SCL
- 39 SMBUS SMC 4 ASF SDA = NC SMBUS SMC 4 ASF SDA
- 39 BDV BKL PWM = NC BDV BKL PWM
- 39 SMC PME S4 DARK L = SDCONN STATE CHANGE SMC
- 39 =TBT WAKE L = TBT WAKE L


SMC12 PECCI SUPPORT



SMC12 SPI SUPPORT



BATLOW# ISOLATION



SYNC MASTER=D1 SENSORS SYNC DATE=02/20/2012

Apple Inc.


SMC Support

Apple logo


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED

DRAWING NUMBER: <Preliminary Test>
REVISION: <no_LABEL>
PAGE: _____
SHEET: 40 OF 80


LPC+SPI Connector



SPI Bus Series Termination




SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
LPC+SPI Debug Connector			
Apple Inc.	DRAWING NUMBER	SIZE	
	<Preliminary Test>	C	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<no_LABEL>		
	PAGE	SHEET	
		41 OF 80	





www.laptop-schematics.com

PCH "SMLink 1" Connections



SMLink 1 is slave port to access PCH & CPU via PECI.


SMC "1" SMBUS CONNECTIONS



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		DRAWING NUMBER	
SMBus Connections		<Preliminary Test>	
Apple Inc.		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		42 OF 80	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU/PCH VCCIO & TBT 1.05V Load Side Current Sense (IC1C)

Gain: 200x, EDP: 20 A
 Rsense: 0.001 (R7640)
 V across Rsense: 15 mV
 SMC ADC: 11




DDR 1.35V S3 (Memory) Current Sense (IM0C)

Gain: 364.9x, EDP: 9 A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 SMC ADC: 10




SSD Current Sense (ISDC)

Gain: 649.35x, EDP: 5 A (16.5 W)
 Rsense: 0.001 (R5370)
 V across Rsense: 5 mV
 SMC ADC: 06




CPU Core Voltage Sense (VC0C)

Gain: 1x
 SMC ADC: 00




AXG Core Voltage Sense (VN0C)

Gain: 1x
 SMC ADC: 12




CPU Core Load Side Current Sense (IC0C)

Gain: 161.7x, EDP: 53 A
 Rsense: 2x of 0.00075 (R7510, R7520), Rsum: 0.000375
 V across Rsense: 19.8 mV
 SMC ADC: 01



AXG Core Load Side Current Sense (IN0C)

Gain: 190.6x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375
 V across Rsense: 17.25 mV
 SMC ADC: 18



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=D1 SENSORS SYNC DATE=02/20/2012

Power Sensor: Load Side


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

43 OF 80


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
 Rsense: 0.003 (R5400)
 V across Rsense: 52.2 mV
 SMC ADC: 08




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
 Rsense: 0.003 (R5410)
 V across Rsense: 26.4 mV
 SMC ADC: 09




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x, EDP: 6.6 A
 Rsense: 0.010 (R7050)
 SMC ADC: 07




DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
 Rsense: 0.020 (R7020)
 SMC ADC: 04




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
 SMC ADC: 05



DC In Voltage Sense & Enable (VD0R)


Gain: 0.167x
 SMC ADC: 03



SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
Power Sensor: High Side			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>		PAGE	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		44 OF 80	


Thermal Sensor A:
PCH Proximity, Left Fin Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor B:
CPU Proximity, Memory Proximity, Airflow

I2C Write: 0x98, I2C Read: 0x99





Thermal Sensor: T29 Die



SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
Thermal Sensors		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
REVISION		<no_LABEL>	
BRANCH			
PAGE			
SHEET		45 OF 80	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

www.laptop-schematics.com




www.laptop-schematics.com

SYNC MASTER=15 MLR		SYNC DATE=07/29/2011	
PAGE TITLE			
Fan Connectors		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	46 OF 80

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
		80UA		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

BOM Options available to CSA 5
 TPAD_5V:S4 Original implementation off PP5V_S4
 TPAD_5V:LDO_S4 PP5V_S5 LDO power in S4 only
 TPAD_5V:LDO_S5 PP5V_S5 LDO power


All RC values are TBD

5V TRACKPAD S4 FET



BOM GROUP	BOM OPTIONS
TPAD_5V_LDO:S4	TPAD_5V_FET: YES, TPAD_5V:S5
TPAD_5V_LDO:S5	TPAD_5V_FET:NO, TPAD_5V:S5

IPD Flex Connector




www.qdzbx.com

CRITICAL J5700

FF14-18C-R11DL


Keyboard Connector




SMC Manual Reset & Isolation

Left shift option & control keys combined with power button cause SMC RESET# assertion
 Keys ANDED with MSP power to isolate when MSP is not powered
 No IPD on OE input pin PP3V3 S4 (symbol error)

TPAD Buttons Disable



Caps Lock LED Drive



WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

KEYBOARD/TRACKPAD (1 OF 2)

Apple Inc.

DRAWING NUMBER: <Preliminary Test>
 REVISION: <no_LABEL>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

47 OF 80

D

D

C


C

B


B

A

A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	2	CAP CER 4 7UF 10% 25V X6S 0603	C5810,C5811	CRITICAL	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES MTL FILM 1/16W 0.5 0402 SMD LP	R5852,R5853	CRITICAL	KBDBKLT:PROD

SYMC MASTER=002_MKB_KBFLX SYMC DATE=12/05/2015

PAGE TITLE: KEYBOARD/TRACKPAD (2 OF 2)


Apple Inc.

DRAWING NUMBER: <Preliminary Test> SIZE: C


REVISION: <no_LABEL>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


48 OF 80



Desired orientation when placed on top-side (view top):



Circle indicates pin 1 location when placed in correct orientation




GYRO
(WRITE: 0XD0 READ: 0XD1)

SYNC MASTER=15 MLR		SYNC DATE=07/29/2011	
PAGE TITLE			
DIGITAL ACCELEROMETER & GYRO			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		49 OF 80	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=j13_MLB		SYNC DATE=01/20/2012	
PAGE TITLE			
SPI ROM			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
		50 OF 80	


AUDIO CODEC
APPLE P/N 3532355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 3532456

NOTES ON CODEC I/O


DIFF FSINPUT= 2.45VRMS
 SE FSINPUT= 1.22VRMS
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS



PAGE TITLE		SYNC DATE=06/06/2012	
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<no_LABEL>	PAGE
			SHEET
			51 OF 80

www.laptop-schematics.com


ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=D1 AUDIO		SYNC DATE=06/06/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			52 OF 80





4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYMC MASTER-01 AUDIO		SYMC DATE=06/06/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP		DRAWING NUMBER	SIZE
 Apple Inc.		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	53 OF 80



I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

SYNC MASTER=00 AUDIO SYNC DATA=06/06/2011

PAGE TITLE: AUDIO: JACK

Apple Inc.

DRAWING NUMBER: <Preliminary Test>

REVISION: <no_LABEL>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SIZE: C

BRANCH:

PAGE:

SHEET: 54 OF 80

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9 A)	N/A	0X09 (8)
TWEETERS	0X04 (4)	0X04 (4)	0X0B (11)	0P10 3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	0P10 3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (A)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	0X06 (6)	0X0E (0 E)	0V3	N/A
DMIC2	0X05 (5)	0X12 (12 C)	0V3	0X0C (12 C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13 V22 B LEFT)	MIKEY	MIKEY

SYSTEM INT AND GP10 LINES

FUNCTION	INT	GP10
MIKEY ENABLE	PIRQ N	GP10 16
MIKEY INTERRUPT	PIRQ N	GP10 5
PERIPHERAL DETECT	PIRQ P	GP10 3

SPEAKER CONNECTOR HP=80HZ APN: 518S0627

2-MIC CONNECTOR



AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TIPDET_R	1	1	0
AUD_J1_TIPDET_L	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
353S3452	353S1286		U6800	MAXIM ALT TO MICROCHIP
376S0975	376S1081		Q6800	TOSHIBA ALT TO DIODES

NOM R6892-C6860 FC = 106HZ
 SSM6N15FE Vth = 0.8V to 1.5V
 SSM6N15FE IGSS = +/-1uA
 FLEX-SIDE RPUULLDOWN = 100k (TB 49.9k in REV 3)


SYMC MASTER=00 AUDIO SYMC DATA=06/06/2011

PAGE TITLE AUDIO: JACK TRANSLATORS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER <Preliminary Test>
 REVISION <no_LABEL>
 BRANCH
 PAGE
 SHEET 55 OF 80



1-Wire OverVoltage Protection
The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected

Input impedance of 68K meets sparkiterture requirements for both MPM4 and MPM5.

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.
When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	3	CAP CER 4 7UF 10% 25V X6S 0603	C6990,C6991,C6992	CRITICAL	

Pin 63 (SH0962) is Neoconix stiffener, 860-1533
Pin 64 (SH0961) is Neoconix tall locator pin. 860-1530
Pin 65 (SH0960) is Neoconix short clocking pin. 860-1529

DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER: C
REVISION: <no_LABEL>	SIZE: C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
56 OF 80	

Reverse-Current Protection


Inrush Limiter



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
Apple Inc.		C	
REVISION		DRAWING NUMBER	
<no_LABEL>		REVISION	
BRANCH		DRAWING NUMBER	
PAGE		REVISION	
SHEET		DRAWING NUMBER	
57 OF 80		REVISION	


System Agent Power Supply

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP CER 1UF 10% 35V X6S 0402 MURATA	C7121	CRITICAL	



SYNC MASTER=MASTER		SYNC DATE=MASTER	
System Agent Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			58 OF 80


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP CER 1UF 10% 35V X6S 0402 MURATA	C7241,C7281	CRITICAL	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP CER LUF 10% 35V X6S 0402 MURATA	C7332,C7335	CRITICAL	

DDR3 (1V5R1V35 S3) REGULATOR

www.laptop-schematics.com




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES MTL FILM 1/16W 100K 1 0402 SMD LF	R7316	CRITICAL	PPDDR:1V5
114S0391	1	RES MTL FILM 1/16W 60 4K 1 0402 SMD LF	R7316	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET N CH 30V 100MA 7 00HM SOT 723 HF	Q7319	CRITICAL	PPDDR:1V5
114S0428	1	RES MTL FILM 1/16W 150k 0402 SMD LF	R7319	CRITICAL	PPDDR:1V5

1.5V DDR3 Supply


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

60 OF 80



SINC MASTER-DRAWN		SINC DATE-MASTER	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<Preliminary Test>	C	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<no_LABEL>		
	PAGE	PAGE	
	SHEET	SHEET	
	61 OF 80		



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	4	CAP CER 1UF 10% 35V X6S 0402 MURATA	C7517,C7527,C7557,C7565	CRITICAL	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	4	CAP CER 4 7UF 10% 25V X6S 0603	C7515,C7516,C7563,C7564	CRITICAL	

CPU IMVP7 & AXG VCore Output
 Apple Inc.
 DRAWING NUMBER: C
 REVISION: <no_LABEL>
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU VCCIO (1.05V S0) Regulator

www.laptop-schematics.com


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP CER 1UF 10% 35V X6S 0402 MURATA	C7624	CRITICAL	



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 26.265A$
 $Vout = 0.5V \times (1 + Ra / Rb)$


SYNC MASTER=MASTER		SYNC DATE=MASTER	
CPUVCCIO (1.05V) Power Supply			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		63 OF 80	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.5V S0 Switcher




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher

Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ




1.05V TBT S0 Regulator

Vout = 1.05V
Max Current = 3A
Freq = 1 MHz



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			64 OF 80



3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

5V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Power FETs			
		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<Preliminary Test> REVISION <no_LABEL>	C
		BRANCH	PAGE
		SHEET	65 OF 80

S5 Rail Enables & PGOOD

Mobile System Power State Table

1.2V, 5V, 3.3V, DDR S3 ENABLE

State	SMC ADAPTER EN	SMC PM G2 ENABLE	SMC S4 WAKESRC EN	PM SUS EN	PM SLP S5 L	PM SLP S4 L	PM SLP S3 L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	Toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0	0




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Power Control 1/ENABLE			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		66 OF 80	

LCD PANEL INTERFACE (eDP)


CRITICAL
J9000
20525-130E-01
F-RT-SM

www.laptop-schematics.com



LCD Panel HPD & AUX strapping

SYNC MASTER=DL SENSORS		SYNC DATE=07/11/2012	
PAGE TITLE			
eDP Display Connector		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<no_LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			67 OF 80
IV ALL RIGHTS RESERVED			



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDC Crossbar			
		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	68 OF 80

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP CER 4.7UF 10% 25V X5R 0603 MURATA	C9415	CRITICAL	


3.3V/HV Power MUX




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9410,R9413		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9411,R9414		TBTHV:P12V

Nominal	Min	Max
IHV50/S3 1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100k (DPv1 Ia).


Sink HPD range
High 2.0 5.0V
Low 0 0.8V

Thunderbolt Connector A	
Apple Inc.	DRAWING NUMBER: C
REVISION: <no_LABEL>	SIZE: C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 69	TOTAL PAGES: 80

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP CER 4 7UF 10% 25V X5R 0603 MURATA	C9615	CRITICAL	

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/16W,17.8K,1,0201,SMD,LF	R9611,R9614		TBTHV:P12V

Nominal	Min	Max	
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector B



Thunderbolt Connector B

Apple Inc.

Apple logo

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

70 OF 80



www.laptop-schematics.com

www.laptop-schematics.com

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS (ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	6	RES MTL FILM 1/16W 0.5 0402 SMD LF	R9717, R9718, R9719, R9720, R9721, R9722	CRITICAL	LCDBKLT:PROD

SYMC MATTER: MSL: K9701L SYNC DATE: 09/21/2011

PAGE TITLE: LCD Backlight Driver (LP8545)

Apple Inc.

DRAWING NUMBER: <Preliminary Test> SIZE: C

REVISION: <no_LABEL>

BRANCH:

PAGE:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SHEET: 71 OF 80

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.1MM	0.1MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	=4X_DIELECTRIC	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=4x_DIELECTRIC	?				
CPU_VCCSENSE	*	=6X_DIELECTRIC	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=6X_DIELECTRIC	?
CLK_PCIE	*	=5X_DIELECTRIC	?

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
DMI_S2N	BCIE_85D	BCIE	DMI S2N P<3:0>	7 10 18
DMI_S2N	BCIE_85D	BCIE	DMI S2N N<3:0>	7 10 18
DMI_N2S	BCIE_85D	BCIE	DMI N2S P<3:0>	7 10 18
DMI_N2S	BCIE_85D	BCIE	DMI N2S N<3:0>	7 10 18
FDI_DATA	BCIE_85D	BCIE	FDI DATA P<7:0>	7 10 18
FDI_DATA	BCIE_85D	BCIE	FDI DATA N<7:0>	7 10 18
FDI_FSYNC	CPU_50S	CPU_AGTL	FDI FSYNC<1..0>	10 18
FDI_LSYNC	CPU_50S	CPU_AGTL	FDI LSYNC<1..0>	10 18
FDI_INT	CPU_50S	CPU_AGTL	FDI INT	10 18
DMI_CLK100M	CLK_BCIE_90D	CLK_BCIE	DMI CLK100M CPU P	7 11 17
DMI_CLK100M	CLK_BCIE_90D	CLK_BCIE	DMI CLK100M CPU N	7 11 17
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP COMP	10
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG COMP	10
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<17..0>	10 24
XDP_CLK_CPU	CLK_BCIE_90D	CLK_BCIE	ITPCPU CLK100M P	11 17
XDP_CLK_CPU	CLK_BCIE_90D	CLK_BCIE	ITPCPU CLK100M N	11 17
XDP_CLK_BCH	CLK_BCIE_90D	CLK_BCIE	ITPXDPC CLK100M P	17 24
XDP_CLK_BCH	CLK_BCIE_90D	CLK_BCIE	ITPXDPC CLK100M N	17 24
DPLL_REF_CLK120M	CLK_BCIE_90D	CLK_BCIE	DPLL REF CLK P	11 17
DPLL_REF_CLK120M	CLK_BCIE_90D	CLK_BCIE	DPLL REF CLK N	11 17
XDP_TDI	CPU_50S	CPU_ITP	XDP CPU TDI	11 24
XDP_TDO	CPU_50S	CPU_ITP	XDP CPU TDO	11 24
XDP_TMS	CPU_50S	CPU_ITP	XDP CPU TMS	11 24
XDP_TCK	CPU_50S	CPU_ITP	XDP CPU TCK	11 24
XDP_TRST_L	CPU_50S	CPU_ITP	XDP CPU TRST L	11 24
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<3..0>	11 24
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<7..4>	11 24
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET L	11 24 25
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP CPU PRDY L	11 24
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP CPU PREQ L	11 24
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L	11 39
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL	CPU PROC SEL L	11 20
CPU_PECI	CPU_50S	CPU_VID	CPU PECI	11 20 40
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	11 39 40 61
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP CPU PWRGD	24
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	11 20 40
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	11 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD	11 18 27
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	11 20 24
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP<2..0>	11
CPU_VIDSOUT	CPU_50S	CPU_VID	CPU VIDSOUT	13 61
CPU_VIDSCLK	CPU_50S	CPU_VID	CPU VIDSCLK	13 61
CPU_VIDALERT_L	CPU_50S	CPU_VID	CPU VIDALERT L	13 61
CPU_VCCSA_VID<1..0>	CPU_55S	CPU_VID	CPU VCCSA_VID<1..0>	13 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	13 61
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_P	13 63
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_N	13 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	10
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	10
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	10
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	10
CPU_VCCSASENSE	CPU_50S	CPU_AGTL	CPU_VCCSASENSE	13 58
CPU_MEM_VREF		CPU_VREF	PPCPU MEM_VREFDO_A	10 31
CPU_MEM_VREF		CPU_VREF	PPCPU MEM_VREFDO_B	10 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFDO_A	28 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFDO_B	28 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFCA_A	28 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFCA_B	28 31
XDP_CLK_ITP	CLK_BCIE_90D	CLK_BCIE	XDP CPU CLK100M P	24
XDP_CLK_ITP	CLK_BCIE_90D	CLK_BCIE	XDP CPU CLK100M N	24

Apple Inc. Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <Preliminary Test>
 REVISION: <no_LABEL>
 SHEET: 72 OF 80

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM 37S	*	=37 OHM SE	=37 OHM SE	=37 OHM SE	=37 OHM SE	=STANDARD	=STANDARD
MEM 40S	*	=40 OHM SE	=40 OHM SE	=40 OHM SE	=40 OHM SE	=STANDARD	=STANDARD
MEM 72D	*	=72 OHM DIFF	=72 OHM DIFF	=72 OHM DIFF	=72 OHM DIFF	=72 OHM DIFF	=72 OHM DIFF
MEM 50S	*	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE	=STANDARD	=STANDARD
MEM 85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM CLK2MEM	*	=4X DIELECTRIC	?
MEM CTRL2CTRL	*	=3X DIELECTRIC	?
MEM CTRL2MEM	*	=3X DIELECTRIC	?
MEM CMD2CMD	*	=2X DIELECTRIC	?
MEM CMD2MEM	*	=3X DIELECTRIC	?
MEM DATA2DATA	*	=2X DIELECTRIC	?
MEM DATA2MEM	*	=3X DIELECTRIC	?
MEM DQS2MEM	*	=4X DIELECTRIC	?
MEM 2OTHER	*	=6X DIELECTRIC	?
MEM DQBL2BL	*	=4X DIELECTRIC	?
MEM DQCH2CH	*	=6X DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM CLK	MEM *	*	MEM CLK2MEM
MEM CMD	MEM *	*	MEM CMD2MEM
MEM CTRL	MEM *	*	MEM CTRL2MEM
MEM CTRL	MEM CTRL	*	MEM CTRL2CTRL
MEM DQS	MEM *	*	MEM DQS2MEM
MEM *	*	*	MEM 2OTHER

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK+30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING
MEM A_CLK	MEM 72D	MEM_CLK	MEM A_CLK P<0>
MEM A_CLK	MEM 72D	MEM_CLK	MEM A_CLK N<0>
MEM A_CNTRL	MEM 37S	MEM_CTRL	MEM A_CKE<1..0>
MEM A_CNTRL	MEM 37S	MEM_CTRL	MEM A_CS L<1>
MEM A_CNTRL	MEM 37S	MEM_CTRL	MEM A_CS L<0>
MEM A_CNTRL	MEM 37S	MEM_CTRL	MEM A_ODT<1>
MEM A_CNTRL	MEM 37S	MEM_CTRL	MEM A_ODT<0>
MEM A_CMD	MEM 40S	MEM_CMD	MEM A_A<15..0>
MEM A_CMD	MEM 40S	MEM_CMD	MEM A_BA<2..0>
MEM A_CMD	MEM 40S	MEM_CMD	MEM A_RAS L
MEM A_CMD	MEM 40S	MEM_CMD	MEM A_CAS L
MEM A_CMD	MEM 40S	MEM_CMD	MEM A_WE L
MEM A_DQ_BYTE0	MEM 50S	MEM_A_DQ_BYTE0	MEM A_DQ<7..0>
MEM A_DQ_BYTE1	MEM 50S	MEM_A_DQ_BYTE1	MEM A_DQ<15..8>
MEM A_DQ_BYTE2	MEM 50S	MEM_A_DQ_BYTE2	MEM A_DQ<23..16>
MEM A_DQ_BYTE3	MEM 50S	MEM_A_DQ_BYTE3	MEM A_DQ<31..24>
MEM A_DQ_BYTE4	MEM 50S	MEM_A_DQ_BYTE4	MEM A_DQ<39..32>
MEM A_DQ_BYTE5	MEM 50S	MEM_A_DQ_BYTE5	MEM A_DQ<47..40>
MEM A_DQ_BYTE6	MEM 50S	MEM_A_DQ_BYTE6	MEM A_DQ<55..48>
MEM A_DQ_BYTE7	MEM 50S	MEM_A_DQ_BYTE7	MEM A_DQ<63..56>
MEM A_DQS0	MEM 85D	MEM_DQS	MEM A_DQS P<0>
MEM A_DQS0	MEM 85D	MEM_DQS	MEM A_DQS N<0>
MEM A_DQS1	MEM 85D	MEM_DQS	MEM A_DQS P<1>
MEM A_DQS1	MEM 85D	MEM_DQS	MEM A_DQS N<1>
MEM A_DQS2	MEM 85D	MEM_DQS	MEM A_DQS P<2>
MEM A_DQS2	MEM 85D	MEM_DQS	MEM A_DQS N<2>
MEM A_DQS3	MEM 85D	MEM_DQS	MEM A_DQS P<3>
MEM A_DQS3	MEM 85D	MEM_DQS	MEM A_DQS N<3>
MEM A_DQS4	MEM 85D	MEM_DQS	MEM A_DQS P<4>
MEM A_DQS4	MEM 85D	MEM_DQS	MEM A_DQS N<4>
MEM A_DQS5	MEM 85D	MEM_DQS	MEM A_DQS P<5>
MEM A_DQS5	MEM 85D	MEM_DQS	MEM A_DQS N<5>
MEM A_DQS6	MEM 85D	MEM_DQS	MEM A_DQS P<6>
MEM A_DQS6	MEM 85D	MEM_DQS	MEM A_DQS N<6>
MEM A_DQS7	MEM 85D	MEM_DQS	MEM A_DQS P<7>
MEM A_DQS7	MEM 85D	MEM_DQS	MEM A_DQS N<7>
MEM B_CLK	MEM 72D	MEM_CLK	MEM B_CLK P<0>
MEM B_CLK	MEM 72D	MEM_CLK	MEM B_CLK N<0>
MEM B_CNTRL	MEM 37S	MEM_CTRL	MEM B_CKE<1>
MEM B_CNTRL	MEM 37S	MEM_CTRL	MEM B_CKE<0>
MEM B_CNTRL	MEM 37S	MEM_CTRL	MEM B_CS L<3..0>
MEM B_CNTRL	MEM 37S	MEM_CTRL	MEM B_ODT<1..0>
MEM B_CMD	MEM 40S	MEM_CMD	MEM B_A<15..0>
MEM B_CMD	MEM 40S	MEM_CMD	MEM B_BA<2..0>
MEM B_CMD	MEM 40S	MEM_CMD	MEM B_RAS L
MEM B_CMD	MEM 40S	MEM_CMD	MEM B_CAS L
MEM B_CMD	MEM 40S	MEM_CMD	MEM B_WE L
MEM B_DQ_BYTE0	MEM 50S	MEM_B_DQ_BYTE0	MEM B_DQ<7..0>
MEM B_DQ_BYTE1	MEM 50S	MEM_B_DQ_BYTE1	MEM B_DQ<15..8>
MEM B_DQ_BYTE2	MEM 50S	MEM_B_DQ_BYTE2	MEM B_DQ<23..16>
MEM B_DQ_BYTE3	MEM 50S	MEM_B_DQ_BYTE3	MEM B_DQ<31..24>
MEM B_DQ_BYTE4	MEM 50S	MEM_B_DQ_BYTE4	MEM B_DQ<39..32>
MEM B_DQ_BYTE5	MEM 50S	MEM_B_DQ_BYTE5	MEM B_DQ<47..40>
MEM B_DQ_BYTE6	MEM 50S	MEM_B_DQ_BYTE6	MEM B_DQ<55..48>
MEM B_DQ_BYTE7	MEM 50S	MEM_B_DQ_BYTE7	MEM B_DQ<63..56>
MEM B_DQS0	MEM 85D	MEM_DQS	MEM B_DQS P<0>
MEM B_DQS0	MEM 85D	MEM_DQS	MEM B_DQS N<0>
MEM B_DQS1	MEM 85D	MEM_DQS	MEM B_DQS P<1>
MEM B_DQS1	MEM 85D	MEM_DQS	MEM B_DQS N<1>
MEM B_DQS2	MEM 85D	MEM_DQS	MEM B_DQS P<2>
MEM B_DQS2	MEM 85D	MEM_DQS	MEM B_DQS N<2>
MEM B_DQS3	MEM 85D	MEM_DQS	MEM B_DQS P<3>
MEM B_DQS3	MEM 85D	MEM_DQS	MEM B_DQS N<3>
MEM B_DQS4	MEM 85D	MEM_DQS	MEM B_DQS P<4>
MEM B_DQS4	MEM 85D	MEM_DQS	MEM B_DQS N<4>
MEM B_DQS5	MEM 85D	MEM_DQS	MEM B_DQS P<5>
MEM B_DQS5	MEM 85D	MEM_DQS	MEM B_DQS N<5>
MEM B_DQS6	MEM 85D	MEM_DQS	MEM B_DQS P<6>
MEM B_DQS6	MEM 85D	MEM_DQS	MEM B_DQS N<6>
MEM B_DQS7	MEM 85D	MEM_DQS	MEM B_DQS P<7>
MEM B_DQS7	MEM 85D	MEM_DQS	MEM B_DQS N<7>

SYNC MASTER=15 MLB SYNC DATE=09/13/2011

Apple Inc.

Memory Constraints

DRAWING NUMBER: <Preliminary Test> SIZE: C

REVISION: <no_LABEL>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

73 OF 80

Digital Video Signal Constraints

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SATA 90D, SATA 37SE, and SATA 50SE.

Two tables for SPACING_RULE_SET. Left table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA and SATA ICOMP.

SOURCE HK PLATFORM DESIGN GUIDE TABLES 191 193

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH USB RBIAS and USB 85D.

Two tables for SPACING_RULE_SET. Left table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB and USB RBIAS.

SOURCE HK PLATFORM DESIGN GUIDE TABLES 191 193

USB 3.0 INTERFACE CONSTRAINTS

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes USB3 85D.

Two tables for SPACING_RULE_SET. Left table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes USB3.

SOURCE CR SFP PLATFORM DESIGN GUIDE V0 7 TABLE 4 211 1X1+

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK SLOW 55S and CLK 25M 55S.

Two tables for SPACING_RULE_SET. Left table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table has columns LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK SLOW and CLK 25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET TYPE, SPACING. Lists various electrical constraints for SATA, USB, and PCH components.

Clock Net Properties

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET TYPE, SPACING. Lists clock net properties for SYSCLK components.

Apple logo and PCH Constraints 1 title block. Includes drawing number, revision, and a notice of proprietary property.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC 50S and CLK LPC 50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK LPC.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB 50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA 50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK SLOW 55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI 55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

PCH Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET TYPE, SPACING, and a list of net names and values. Includes sections for LPC, SMBUS, HDA, SPI, and PCIE.

Metadata block containing drawing title 'PCH Constraints 2', Apple Inc. logo, revision information, and a notice of proprietary property.

D

D

C

C

B

B

A

A

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5x_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP_*D physical rules.

TABLE_PHYSICAL_ASSIGNMENT symbols must be used to create the assignments.

Proper differential impedance depends on mDP connector used.

For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
HDMI	*	=3x_DIELECTRIC	?	HDMI	TOP,BOTTOM	=4x_DIELECTRIC	?

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL 7 39 42
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA 7 39 42
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL 7 39 42
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA 7 39 42
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL 7 39 42
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA 7 39 42
SMBUS_SMC_5_SCL	SMB_50S	SMB	SMBUS_SMC_5_SCL 7 39 42
SMBUS_SMC_5_SDA	SMB_50S	SMB	SMBUS_SMC_5_SDA 7 39 42
SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL 7 39 42
SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA 7 39 42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
CHGR_CST	1T01_DIFFPAIR		CHGR_CST_P 57
CHGR_CST	1T01_DIFFPAIR		CHGR_CST_N 57
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P 57
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_N 57

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D C P<1..0> 7 33 69
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D C N<1..0> 7 33 69
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D P<1..0> 7 69
TBT_A_R2D	TBTDP_85D	TBTDP	TBT A R2D N<1..0> 7 69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C P<3..1:2> 33 69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C N<3..1:2> 33 69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_P<3..1:2> 69
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_N<3..1:2> 69
DP_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX_ML_P<1> 69
DP_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX_ML_N<1> 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R C P<1> 7 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R C N<1> 7 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R C P<0> 7 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R C N<0> 7 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R P<1> 7 33 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R N<1> 7 33 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R P<0> 7 33 69
TBT_A_D2R0	TBTDP_85D	TBTDP	TBT A D2R N<0> 7 33 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_C P 33 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_C N 33 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_P 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPA_AUXCH_N 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP A_AUXCH_DDC_P 69
TBT_A_AUXCH	DP_85D	DISPLAYPORT	DP A_AUXCH_DDC_N 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R1_AUXDDC_P 69
TBT_A_D2R1	TBTDP_85D	TBTDP	TBT A D2R1_AUXDDC_N 69
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D C P<1..0> 7 33 70
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D C N<1..0> 7 33 70
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D P<1..0> 7 70
TBT_B_R2D	TBTDP_85D	TBTDP	TBT B R2D N<1..0> 7 70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C P<3..1:2> 33 70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C N<3..1:2> 33 70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_P<3..1:2> 70
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_N<3..1:2> 70
DP_LSX_ML	DP_85D	DISPLAYPORT	DP B_LSX_ML_P<1> 70
DP_LSX_ML	DP_85D	DISPLAYPORT	DP B_LSX_ML_N<1> 70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R C P<0> 7 70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R C N<0> 7 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R C P<1> 7 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R C N<1> 7 70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R P<0> 7 33 70
TBT_B_D2R0	TBTDP_85D	TBTDP	TBT B D2R N<0> 7 33 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R P<1> 7 33 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R N<1> 7 33 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_C P 33 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_C N 33 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_P 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP_TBTPB_AUXCH_N 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP B_AUXCH_DDC_P 70
TBT_B_AUXCH	DP_85D	DISPLAYPORT	DP B_AUXCH_DDC_N 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R1_AUXDDC_P 70
TBT_B_D2R1	TBTDP_85D	TBTDP	TBT B D2R1_AUXDDC_N 70

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
	DP_85D	DISPLAYPORT	DP_TBTSRC_ML_C P<3..0> 33
	DP_85D	DISPLAYPORT	DP_TBTSRC_ML_C N<3..0> 33
	DP_85D	DISPLAYPORT	DP_TBTSRC_AUXCH_C P 33
	DP_85D	DISPLAYPORT	DP_TBTSRC_AUXCH_C N 33
TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT_SPI_CLK 33
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT_SPI_MOSI 33
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT_SPI_MISO 33
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT_SPI_CS_L 33

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=T29 CR SYNC DATE=08/31/2011

Thunderbolt & SMC Constraints

Apple Inc.

DRAWING NUMBER: <Preliminary Test> SIZE: C

REVISION: <no_LABEL>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

76 OF 80

8

7

6

5

4

3

2

1

www.laptop-schematics.com

www.laptop-schematics.com
EMPTY

www.laptop-schematics.com

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=15 MLB		SYNC DATE=07/29/2011	
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		77 OF 80	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB3	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB3	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_CLK	*	GND_P2MM
GND	MEM_CMD	*	GND_P2MM
GND	MEM_CTRL	*	GND_P2MM
GND	MEM*_DQ_BYTE*	*	GND_P2MM
GND	MEM_DQS	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

DDR3 Loaded Segment Constraint Relaxations
Alternate single ended and differential impedances between devices.

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_37S	BGA_MEM	MEM_50S
MEM_40S	BGA_MEM	MEM_50S
MEM_72D	BGA_MEM	MEM_85D

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
1T01_DIFFPAIR	*	1:1_DIFFPAIR
SENSE_1T01_55S	*	SENSE_1T01_55S
THERM_1T01_55S	*	THERM_1T01_55S
DIFFPAIR	*	DIFFPAIR

Graphics ,SATA Constraint Relaxations
Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

D1 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING
SENSE_DIEFPATR	THERM_1T01_55S	THERM	CPUTHMSNS D2 P
SENSE_DIEFPATR	THERM_1T01_55S	THERM	CPUTHMSNS D2 N
SENSE_DIEFPATR	THERM_1T01_55S	THERM	CPU THERMD P
SENSE_DIEFPATR	THERM_1T01_55S	THERM	CPU THERMD N
SENSE_DIEFPATR	THERM_1T01_55S	THERM	GPUTHMSNS D P
SENSE_DIEFPATR	THERM_1T01_55S	THERM	GPUTHMSNS D N
SENSE_DIEFPATR	THERM_1T01_55S	THERM	GPU TDIODE P
SENSE_DIEFPATR	THERM_1T01_55S	THERM	GPU TDIODE N
SENSE_DIEFPATR	THERM_1T01_55S	THERM	TBT THERMD P
SENSE_DIEFPATR	THERM_1T01_55S	THERM	TBT THERMD N
SENSE_DIEFPATR	THERM_1T01_55S	THERM	DDR3THMSNS D1 P
SENSE_DIEFPATR	THERM_1T01_55S	THERM	DDR3THMSNS D1 N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUVCCIOS0 CS P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUVCCIOS0 CS N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPU VDD0 SENSE P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPU VDD0 SENSE N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS LCD PANEL P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS LCD PANEL N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS 1V35 S3 MEM P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS 1V35 S3 MEM N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS SSD P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS SSD N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS 3V3 S0 SSD R P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS 3V3 S0 SSD R N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS WLAN P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS WLAN N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS TBT P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS TBT N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS 1V35 S3 MEM R P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS 1V35 S3 MEM R N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	VCCSAS0 CS P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	VCCSAS0 CS N
HDMI_CLK	HDMI_90D	HDMI	HDMI IG CLK C P
HDMI_CLK	HDMI_90D	HDMI	HDMI IG CLK C N
HDMI_DATA	HDMI_90D	HDMI	HDMI IG DATA C P<2..0>
HDMI_DATA	HDMI_90D	HDMI	HDMI IG DATA C N<2..0>

D1 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
	1T01_DIFFPAIR		CHGR_CSI_R_P
	1T01_DIFFPAIR		CHGR_CSI_R_N
	1T01_DIFFPAIR		CHGR_CSO_R_P
	1T01_DIFFPAIR		CHGR_CSO_R_N
USB_RT	USB_85D	USB	USB_BT_CONN_P
USB_RT	USB_85D	USB	USB_BT_CONN_N
USB_RT	USB_85D	USB	USB_BT_WAKE_P
USB_RT	USB_85D	USB	USB_BT_WAKE_N
AUDIO_DIEFPATR	DIEFPATR	AUDIO	SPKRCONN_SL_OUT_P
AUDIO_DIEFPATR	DIEFPATR	AUDIO	SPKRCONN_SL_OUT_N
AUDIO_DIEFPATR	DIEFPATR	AUDIO	SPKRCONN_SR_OUT_P
AUDIO_DIEFPATR	DIEFPATR	AUDIO	SPKRCONN_SR_OUT_N
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	SPKRCONN_L_OUT_P
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	SPKRCONN_L_OUT_N
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	SPKRCONN_R_OUT_P
AUDIO_DIEFPATR	AUDIODIFF	AUDIO	SPKRCONN_R_OUT_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNSG_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNSG_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1G_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1G_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2G_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2G_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_R_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_R_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUM_R_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUM_R_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO1_L_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO1_L_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO1_R_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO1_R_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO2_L_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO2_L_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO2_R_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_LO2_R_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_MIC_INL_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_MIC_INL_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_LIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_LIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_RIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_RIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_LSUBIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_LSUBIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_RSUBIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	AUD_SPKRAMP_RSUBIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	RSUBIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	RSUBIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	LSUBIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	LSUBIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRAMP_LIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRAMP_LIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRAMP_RIN_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRAMP_RIN_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	HS_MIC_HI_RC
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	HS_MIC_LO_RC
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	HS_MIC_HI
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	HS_MIC_LO
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRCONN_L_OUT_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRCONN_L_OUT_N
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRCONN_R_OUT_P
SENSE_DIEFPATR	SENSE_1T01_55S	SENSE	SPKRCONN_R_OUT_N
USB_TP4D	USB_85D	USB	USB_TP4D_R_P
USB_TP4D	USB_85D	USB	USB_TP4D_R_N
USB_HUB	USB_85D	USB	PU_USBHUB_DN4_P
USB_HUB	USB_85D	USB	PU_USBHUB_DN4_N
SB_POWER		SB_POWER	PP3V3_S5
SB_POWER		SB_POWER	PP3V3_S0
SB_POWER		SB_POWER	PP1V5_S3RS0_CPUDDR
		GND	GND

SYNC MASTER=J5 MLB SYNC DATE=07/29/2011

Project Specific Constraints


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <Preliminary Test>
REVISION: <no_LABEL>
PAGE: <no_LABEL>
SHEET: 78 OF 80


LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.9 A
 Rsense: 0.005 (RD200 / XWD200)
 V across Rsense: 4.5 mV
 SMC AD: 17




CPU SA Current Sense (IC2C)

Gain: 500x. EDP: 6 A
 Rsense: 0.001 (R7140)
 V across Rsense: 6 mV
 SMC AD: 13




Airport X29 Current Sense (IAPC)

Gain: 500x. EDP: 1.06 A
 Rsense: 0.005 (RD230 / XWD230)
 V across Rsense: 5.3 mV
 SMC AD: 22




LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
 Rsense: 0.005 (R9020, XW9020)
 V across Rsense: 5 mV
 SMC AD: 15




Thunderbolt TBT Current/Voltage Sense (IHSP/VHSP)

Gain: 1000x. EDP: 2.8 A
 Rsense: 0.001 (RD240)
 V across Rsense: 2.8 mV
 SMC AD: 23



CPU SA Voltage Sense (VC2C)


Gain: 1x
 SMC ADC: 14



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD209,CD219,CD229		LOADISNS:NO
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD239,CD259		LOADISNS:NO

LCD Backlight Voltage Sense (VBLC)

Gain: 0.04434



Power Sensors: Extended

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

80 OF 80