

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
6	0001395489	ENGINEERING RELEASED	2012-03-13

SCHEM, MLB, J30

03/12/12

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	K901_MLB	02/15/2011
2	2	System Block Diagram	MASTER	02/15/2011
3	3	Revision History	K20A_MLB	03/26/2009
4	4	Revision History	K901_MLB	02/15/2011
5	5	BOM Configuration	K901_MLB	02/15/2011
6	7	FUNC TEST	K901_MLB	02/15/2011
7	8	Power Aliases	K901_MLB	02/15/2011
8	9	Signal Aliases	K901_MLB	02/15/2011
9	10	CPU DMI/PEG/FDI/RSVD	MASTER	02/15/2011
10	11	CPU CLOCK/MISC/JTAG	MASTER	02/15/2011
11	12	CPU DDR3 INTERFACES	MASTER	02/15/2011
12	13	CPU POWER	MASTER	02/15/2011
13	14	CPU GROUNDS	MASTER	02/15/2011
14	16	CPU DECOUPLING-I	JACK_J30	09/27/2011
15	17	CPU DECOUPLING-II	MASTER	02/15/2011
16	18	PCH SATA/PCIe/CLK/LPC/SPI	J31_MLB	06/13/2011
17	19	PCH DMI/FDI/PM/Graphics	J31_MLB	06/13/2011
18	20	PCH PCI/USB/TP/RSVD	J31_MLB	06/13/2011
19	21	PCH GPIO/MISC/NCTF	J31_MLB	06/13/2011
20	22	PCH POWER	J31_MLB	06/13/2011
21	23	PCH GROUNDS	J31_MLB	06/13/2011
22	24	PCH DECOUPLING	K901_MLB	02/15/2011
23	25	CPU & PCH XDP	J31_MLB	06/13/2011
24	26	Chipset Support	K901_MLB	02/15/2011
25	27	USB HUB & MUX	LINDA_J30	09/19/2011
26	28	CPU Memory S3 Support	K901_MLB	02/15/2011
27	29	DDR3 SO-DIMM Connector A	K901_MLB	02/15/2011
28	30	DDR3 Byte/Bit Swaps	K901_MLB	02/15/2011
29	31	DDR3 SO-DIMM Connector B	K901_MLB	02/15/2011
30	33	SD Card Connector	YONAS_J30	11/03/2011
31	34	DDR3/FRAMEBUF VREF MARGINING	J31_MLB	06/13/2011
32	35	X19/ALS/CAMERA CONNECTOR	K901_MLB	02/15/2011
33	36	T29 Host (1 of 2)	K901_MLB	02/15/2011
34	37	T29 Host (2 of 2)	K901_MLB	02/15/2011
35	38	T29 Power Support	K901_MLB	02/15/2011
36	39	ETHERNET PHY (CAESAR IV)	J31_MLB	06/15/2011
37	40	Ethernet Connector	K901_MLB	02/15/2011
38	41	FireWire LLC/PHY (FW643E)	K901_MLB	02/15/2011
39	42	FireWire Port & PHY Power	K901_MLB	06/23/2011
40	43	FireWire Connector	K901_MLB	02/15/2011
41	45	SATA/IR/SIL Connectors	YONAS_J30	11/08/2011
42	46	External A USB3 Connector	J31_MLB	07/08/2011
43	47	External B USB3 Connector	J31_MLB	07/08/2011
44	48	Front Flex Support	K901_MLB	02/15/2011
45	49	SMC	YONAS_J30	12/21/2011


Page	(.cna)	Contents	Sync	Date
46	50	SMC Support	YONAS_J30	01/02/2012
47	51	LPC+SPI Debug Connector	J31_MLB	06/15/2011
48	52	SMBus Connections	K901_MLB	02/15/2011
49	53	Power Sensors: Load Side	LINDA_J30	09/28/2011
50	54	Power Sensors: High Side	YONAS_J30	11/03/2011
51	55	Thermal Sensors	YONAS_J30	08/01/2011
52	56	Fan	K901_MLB	02/15/2011
53	57	WELLSRING 1	J31_MLB	07/01/2011
54	58	WELLSRING 2	JACK_J30	09/28/2011
55	59	Digital Accelerometer	K901_MLB	02/15/2011
56	61	SPI ROM	K901_MLB	02/15/2011
57	62	AUDIO: CODEC/REGULATOR	KAVITHA_J30	07/25/2011
58	64	AUDIO: DETECT/MIC BIAS	DIRK_J30	02/16/2012
59	65	AUDIO: HEADPHONE FILTER	KAVITHA_J30	07/25/2011
60	66	AUDIO: SPEAKER AMP	KAVITHA_J30	07/25/2011
61	67	AUDIO: JACK	DIRK_J30	11/10/2011
62	68	AUDIO:Jack Translators	DIRK_J30	02/20/2012
63	69	DC-In & Battery Connectors	JACK_J30	07/29/2011
64	70	PBus Supply & Battery Charger	JACK_J30	09/27/2011
65	71	System Agent Supply	JACK_J30	09/28/2011
66	72	5V/3.3V SUPPLY	JACK_J30	08/22/2011
67	73	1.5V DDR3 Supply	JACK_J30	07/28/2011
68	74	CPU IMVP7 & AXG VCore Regulator	JACK_J30	08/03/2011
69	75	CPU IMVP7 & AXG VCore Output	JACK_J30	07/28/2011
70	76	CPUVCCIO (1.05V) Power Supply	JACK_J30	09/28/2011
71	77	Misc Power Supplies	JACK_J30	07/28/2011
72	78	Power FETs	K901_MLB	02/15/2011
73	79	Power Control 1/ENABLE	K901_MLB	02/15/2011
74	80	LVDS CONNECTOR	K901_MLB	02/15/2011
75	83	DisplayPort/T29 A MUXing	K901_MLB	02/15/2011
76	84	Thunderbolt Connector A	K901_MLB	02/15/2011
77	87	LCD Backlight Driver	J31_MLB	07/08/2011
78	100	CPU Constraints	K901_MLB	02/15/2011
79	101	Memory Constraints	K901_MLB	02/15/2011
80	102	PCH Constraints 1	K901_MLB	02/15/2011
81	103	PCH Constraints 2	K901_MLB	02/15/2011
82	104	Ethernet/FW Constraints	K901_MLB	02/15/2011
83	105	T29 Constraints	K901_MLB	02/15/2011
84	106	SMC Constraints	K901_MLB	02/15/2011
85	108	Project Specific Constraints	K901_MLB	02/15/2011
86	109	PCB Rule Definitions	K901_MLB	02/15/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9058	1	SCHEM, MLB, J30	SCH	CRITICAL	
820-3115	1	PCBF, MLB, J30	PCB	CRITICAL	

DRAWING
 TITLE=MLB
 ABBREV=DRAWING
 DATE_MODIFIED=Thu Mar 13 14:00:17 2012

DRAWING TITLE		
SCHEM, MLB, J30		
	Apple Inc.	DRAWING NUMBER 051-9058
		REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH
II NOT TO REPRODUCE OR COPY IT		PAGE 1 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET 1 OF 86
IV ALL RIGHTS RESERVED		



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	2 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	2 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PROTO:

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Revision History			
 Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 109
		SHEET	4 OF 86

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
607-8895	CMN PTS,PCBA,MLB,J30	J30_COMMON,FET_PAIR
085-3092	J30 MLB DEVELOPMENT BOM	J30_DEVEL:ENG
607-8721	POWER FETS PAIR,FAIRCHILD,DDR,J30	DDR_POWER_FET:PAIR
607-8722	POWER FETS PAIR,FAIRCHILD,5V_S3,J30	5V_S3_POWER_FET:PAIR
607-8723	POWER FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CHARGER_POWER_FET:PAIR
607-9309	POWER FETS PAIR,RENESAS,DDR,J30	DDR_POWER_FET:REN
607-9310	POWER FETS PAIR,RENESAS,5V_S3,J30	5V_S3_POWER_FET:REN
607-9311	POWER FETS PAIR,RENESAS,PBUS_CHARGER,J30	CHARGER_POWER_FET:REN
639-3752	PCBA,MLB,MOL,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:MOLEX,EEEE_F1YK
639-3756	PCBA,MLB,HYB,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:HYBRID,EEEE_F1YH
639-3753	PCBA,MLB,FOX,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:FOXCONN,EEEE_F1YL
639-3755	PCBA,MLB,HYB,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:HYBRID,EEEE_F1YJ
639-3751	PCBA,MLB,MOL,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:MOLEX,EEEE_F1YM
639-3754	PCBA,MLB,FOX,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:FOXCONN,EEEE_F1YG

J30 BOM GROUPS

BOM GROUP	BOM OPTIONS
J30_COMMON	ALTERNATE,COMMON,J30_COMMON1,J30_COMMON2,J30_DEBUG:ENG,J30_PROGPARTS,T29BST:Y,TBTHV:P15V
J30_COMMON1	BATT_3S,CPOMEM_S0,USBHUB2513B,HUB_3NONREM,T29:YES,SDRV_PD,SDRV12C:MCU,AXG_PHASE1,BTPWR:S4,UV_GLUE_J30
J30_COMMON2	MIKEY,TPAD:22,RAMCFG_SLOT
J30_PROGPARTS	BOOTROM_PROG,SMC_PROG,TPAD_PROG,ENET_PROG,T29ROM:PROG,T29MCU:PROG
J30_DEVEL:ENG	BKLT:ENG,XDP_CONN,XDP_CPU:BFM,XDP_PCH,LPCPLUS_CONN:YES,LOADISNS:YES,DRVREF_DAC,S0GOODO_LSL
J30_DEVEL:PVT	LPCPLUS_CONN:YES,XDP_CONN
J30_DEBUG:ENG	DEVEL_BOM,MOJO:YES,XDP,LPCPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO_DAC
J30_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,MOJO:YES,XDP,LPCPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2514B
J30_DEBUG:PROD	BKLT:PROD,MOJO:YES,XDP,LPCPLUS_R:YES,LOADISNS:NO,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2513B

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4113	1	IC,IVB,2C,35W,1023BGA	U1000	CRITICAL	CPU_IVB_2C
337S4264	1	IVB,S ROM0,PRQ,LI,2.5,35W,2+2.1.1.3M,BGA	U1000	CRITICAL	CPU_2_5GHZ
337S4265	1	IVB,S ROM0,PRQ,LI,2.5,35W,2+2.1.25,4M,BGA	U1000	CRITICAL	CPU_2_9GHZ
337S4269	1	PANTHERPOINT,C1,SL78C,PRQ,BD2HM77	U1800	CRITICAL	
343S0534	1	IC,BCM5776580,ENET&SD,8X8	U3900	CRITICAL	
338S0753	1	IC,FW436,13468,9V01001,13M,PCI-E,12	U4100	CRITICAL	
338S1072	1	IC,T29,PRQ,S,LJ3Y,FCBGA,15x15MM,C1	U3600	CRITICAL	T29:YES
353S3055	1	IC,P13VEDP212,X2 DISPLAYPORT 2:1 MIX,QFN	U9390	CRITICAL	
946-3827	1	J30 MLB DYMAX ADHESIVE 29993-0C 0.48G	UV_GLUE_J30	CRITICAL	UV_GLUE_J30
516S0806	1	CONN,204P,SODIMM,SOCKET,DDR3,3AM,BGA,FOXCONN	J3100	CRITICAL	SODIMM:FOXCONN
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:FOXCONN
516S0805	1	CONN,204P,SODIMM,SOCKET,DDR3,3AM,BGA,MOLEX	J3100	CRITICAL	SODIMM:MOLEX
516-0245	1	CONN,204P,SODIMM,DDR3,P=0.6MM,MOLEX	J2900	CRITICAL	SODIMM:MOLEX
516S0805	1	CONN,204P,SODIMM,SOCKET,DDR3,3AM,BGA,MOLEX	J3100	CRITICAL	SODIMM:HYBRID
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:HYBRID

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYG]	CRITICAL	EEEE_F1YG
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYH]	CRITICAL	EEEE_F1YH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYJ]	CRITICAL	EEEE_F1YJ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYK]	CRITICAL	EEEE_F1YK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYL]	CRITICAL	EEEE_F1YL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYM]	CRITICAL	EEEE_F1YM

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0862	1	IC,FLASH,SERIAL,SPI,1MBIT,2V7,REV F	U3990	CRITICAL	ENET_BLANK
341S3096	1	IC,ENET,1:1MBITFLASH,CIV REV01,K9x	U3990	CRITICAL	ENET_PROG
335S0550	1	IC,EEPROM,SERIAL,SPI,4Kx8,1.8V,MLP8,LF	U3690	CRITICAL	T29ROM:BLANK
341S3430	1	IC,T29 EEPROM,LR,J30/J31	U3690	CRITICAL	T29ROM:PROG
337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341S3365	1	IC,PROGRAMD,T29,PORT MCU,K901A,K91A,K92A	U9330	CRITICAL	T29MCU:PROG
338S1098	1	IC,SMC12-A3,40MHZ/50MIPS,MCU,9x9,157BGA	U4900	CRITICAL	SMC_BLANK
341S3300	1	IC,SMC,EXTERNAL,FSB,A3,J30	U4900	CRITICAL	SMC_PROG
335S0807	1	IC,SPI,8M,50MHZ,FLASH,64MBT,8SOP,FUSE-1	U6100	CRITICAL	BOOTROM_BLANK
335S0812	1	64 MBIT SPI,8M,DUAL I/O,FLASH,801CS	U6100	CRITICAL	BOOTROM_BLANK
341S3558	1	IC,EPI,V00C7,J30/J31	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR,ENCODER II,CYC761803-LQNC	U4800	CRITICAL	
341S3522	1	IC,PSOC,TP/KB,J30/J31	U5701	CRITICAL	TPAD_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
1380603	1380602		ALL	Murata alt to Samsung
15780058	15780084		ALL	Intel alt to the negative
12800303	12800303		ALL	Manufacturer alt to Shugu
13806076	13806091		ALL	Murata alt to Samsung
15280078	15280093		ALL	Cytech alt to Vishay
37600855	37601032		ALL	Diodes alt to Toshiba
37600977	37600859		ALL	Diodes alt to Toshiba
37600972	37601017		ALL	Diodes alt to Toshiba
37600937	37600845		ALL	Fairchild alt to Renesas
37600777	37600761		ALL	ADM alt to Siliconix
37600957	37600958		ALL	Fairchild alt to Fairchild
37600953	37600958		ALL	Fairchild alt to Renesas
37700107	37700126		ALL	Omron alt to Omron
37100709	37100652		ALL	NSP alt to Infineon
514-0788	514-0671		ALL	Amphenol (Littelfuse) alt to Amphenol
607-9310	607-8722		ALL	Renesas alternate to Fairchild
607-9311	607-8723		ALL	Renesas alternate to Fairchild

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15201499	15200864		ALL	Osicon alt to Murata
15201493	15201300		ALL	Osicon alt to Murata
13800652	13800648		ALL	Samsung/Murata alt to Taiyo
13800684	13800660		ALL	Murata alt to Taiyo
15201512	15201295		ALL	Cytech alt to SMC
15201019	15201271		ALL	Cytech alt to SMC
37601023	37600960		ALL	Siliconix alt to Renesas
35303312	35303055		ALL	NSP alt to Pericom
35303238	35301428		ALL	Intersil alt to TI
35303519	35302179		ALL	Intersil alt to TI
15500578	15500367		ALL	Taiyo alt to Murata
13800681	13800638		ALL	Taiyo alt to Samsung
13800671	13800673		ALL	Taiyo alt to Murata
37600903	37600796		ALL	Fairchild alt to Vishay
37700124	37700057		ALL	Amphenol alt to SMC
34103492	34103096		ALL	Murata alt to Intel (EMT ROM)
37601053	37600604		ALL	Diodes alt to Fairchild
37601076	37600634		ALL	Diodes alt to Omron

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3092	1	J30 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-8895	1	CMN PTS,PCBA,MLB,J30	CMNPTS	CRITICAL	J30_CMNPTS
607-8721	1	POWER_FETS PAIR,FAIRCHILD,DDR,J30	CSET1	CRITICAL	FET_PAIR
607-8722	1	POWER_FETS PAIR,FAIRCHILD,5V_S3,J30	CSET2	CRITICAL	FET_PAIR
607-8723	1	POWER_FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CSET3	CRITICAL	FET_PAIR

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

PAGE TITLE: BOM Configuration

Apple Inc. DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 5 OF 109 SHEET: 5 OF 86

Functional Test Points

Fan Connectors

812	TRUE	PP5V_S0	6 7
811	TRUE	FAN_RT_PWM	52
810	TRUE	FAN_RT_TACH	52

(NEED TO ADD 1 GND TP)

MIC FUNC_TEST

850	TRUE	BI_MIC_LO	61 62
849	TRUE	BI_MIC_HI	61 62
848	TRUE	BI_MIC_SHIELD	61 62

(NEED TO ADD 1 GND TP)

SPEAKER FUNC_TEST

860	TRUE	SPKRAMP_L_N_OUT	60 61 85
859	TRUE	SPKRAMP_L_P_OUT	60 61 85
858	TRUE	SPKRAMP_R_N_OUT	60 61 85
857	TRUE	SPKRAMP_R_P_OUT	60 61 85
856	TRUE	SPKRAMP_SUB_N_OUT	60 61 85
855	TRUE	SPKRAMP_SUB_P_OUT	60 61 85

LVDS FUNC_TEST

880	TRUE	PP3V3_LCDVDD_SW_F	(NEED 2 TP) 6 74
879	TRUE	PP3V3_S0_LCD_F	6 74
878	TRUE	PPVOUT_SW_LCDBKLT	(NEED 2 TP) 74 77
877	TRUE	LVDS_DDC_CLK	8 74
876	TRUE	LVDS_DDC_DATA	8 74
875	TRUE	LVDS_IG_A_DATA_N<0>	17 74 80
874	TRUE	LVDS_IG_A_DATA_P<0>	17 74 80
873	TRUE	LVDS_IG_A_DATA_N<1>	17 74 80
872	TRUE	LVDS_IG_A_DATA_P<1>	17 74 80
871	TRUE	LVDS_IG_A_DATA_N<2>	17 74 80
870	TRUE	LVDS_IG_A_DATA_P<2>	17 74 80
869	TRUE	LVDS_CONN_A_CLK_F_N	74 85
868	TRUE	LVDS_CONN_A_CLK_F_P	74 85
867	TRUE	LED_RETURN_1	74 77
866	TRUE	LED_RETURN_2	74 77
865	TRUE	LED_RETURN_3	74 77
864	TRUE	LED_RETURN_4	74 77
863	TRUE	LED_RETURN_5	74 77
862	TRUE	LED_RETURN_6	74 77

(NEED TO ADD 5 GND TP)

SATA ODD CONN

890	TRUE	PP5V_SW_ODD	(NEED 2 TP) 6 41
889	TRUE	SMC_ODD_DETECT	41 45
888	TRUE	SATA_ODD_D2R_C_P	41 85
887	TRUE	SATA_ODD_D2R_C_N	41 85
886	TRUE	SATA_ODD_R2D_P	41 80
885	TRUE	SATA_ODD_R2D_N	41 80
884	TRUE	SMC_SSD_TEMP_CTL_R	41 80
883	TRUE	HDD_OOB_TEMP	

(NEED TO ADD 3 GND TP)

SATA HDD/IR/SIL

899	TRUE	PP5V_S0_HDD_FLT	(NEED 2 TP) 6 41
898	TRUE	SATA_HDD_R2D_P	41 80
897	TRUE	SATA_HDD_R2D_N	41 80
896	TRUE	SATA_HDD_D2R_C_P	41 80
895	TRUE	SATA_HDD_D2R_C_N	41 80
894	TRUE	SYS_LED_ANODE_R	41 80
893	TRUE	IR_RX_OUT	41 44
892	TRUE	SMC_SSD_THROTTLE_R	41 80
891	TRUE	PP5V_S3_IR_R	41

(NEED TO ADD 3 GND TP)

BATT POWER CONN

899	TRUE	SMBUS_SMC_5_G3_SCL	6 45 48 84
898	TRUE	SMBUS_SMC_5_G3_SDA	6 45 48 84
897	TRUE	SYS_DETECT_L	63
896	TRUE	PPVBAT_G3H_CONN	(NEED 5 TP) 63 64

(NEED TO ADD 5 GND TP)

BIL CONN

899	TRUE	PP3V42_G3H	6 7
898	TRUE	SMBUS_SMC_5_G3_SCL	6 45 48 84
897	TRUE	SMBUS_SMC_5_G3_SDA	6 45 48 84
896	TRUE	SMC_BIL_BUTTON_L	45 46 63
895	TRUE	SMC_LID_R	63

(NEED TO ADD 2 GND TP)

X19 CONN

899	TRUE	PP3V3_WLAN	(NEED 3 TP) 6 32 46
898	TRUE	PCIE_AP_D2R_PI_P	32 81
897	TRUE	PCIE_AP_D2R_PI_N	32 81
896	TRUE	PCIE_AP_R2D_P	32 81
895	TRUE	PCIE_AP_R2D_N	32 81
894	TRUE	PCIE_CLK100M_AP_CONN_P	32 85
893	TRUE	PCIE_CLK100M_AP_CONN_N	32 85
892	TRUE	PP3V3_S3RS4_BT_F	32
891	TRUE	PCIE_WAKE_L	17 24 32
890	TRUE	USB_BT_CONN_P	32 80
889	TRUE	USB_BT_CONN_N	32 80
888	TRUE	AP_CLKREQ_Q_L	32
887	TRUE	AP_RESET_CONN_L	32
886	TRUE	AP_TEMP_SMB_SDA_R	32
885	TRUE	AP_TEMP_SMB_SCL_R	32
884	TRUE	WIFI_EVENT_L_R	32

(NEED TO ADD 5 GND TP)

IPD_FLEX_CONN

899	TRUE	PP3V3_S4	6 7
898	TRUE	PP18V5_Z2	6 54
897	TRUE	Z2_CS_L	53 54
896	TRUE	Z2_DEBUG3	53 54
895	TRUE	Z2_MOS1	53 54
894	TRUE	Z2_MISO	53 54
893	TRUE	Z2_SCLK	53 54
892	TRUE	Z2_BOOST_EN	54
891	TRUE	Z2_HOST_INTN	53 54
890	TRUE	Z2_CLKIN	53 54
889	TRUE	Z2_KEY_ACT_L	53 54
888	TRUE	Z2_RESET	53 54
887	TRUE	PSOC_MISO	53 54
886	TRUE	PSOC_MOSI	53 54
885	TRUE	PSOC_SCLK	53 54
884	TRUE	SMBUS_SMC_2_S3_SCL	6 45 48 84
883	TRUE	SMBUS_SMC_2_S3_SDA	6 45 48 84
882	TRUE	PSOC_F_CS_L	53 54
881	TRUE	PICKB_L	53 54
880	TRUE	PP5V_S5_CUMULUS	54

(NEED TO ADD 2 GND TP)

KEYBOARD CONN

899	TRUE	PP3V3_S4	6 7
898	TRUE	PP3V42_G3H	6 7
897	TRUE	WS_KBD1	53
896	TRUE	WS_KBD2	53
895	TRUE	WS_KBD3	53
894	TRUE	WS_KBD4	53
893	TRUE	WS_KBD5	53
892	TRUE	WS_KBD6	53
891	TRUE	WS_KBD7	53
890	TRUE	WS_KBD8	53
889	TRUE	WS_KBD9	53
888	TRUE	WS_KBD10	53
887	TRUE	WS_KBD11	53
886	TRUE	WS_KBD12	53
885	TRUE	WS_KBD13	53
884	TRUE	WS_KBD14	53
883	TRUE	WS_KBD15_CAP	53
882	TRUE	WS_KBD16_NUM	53
881	TRUE	WS_KBD17	53
880	TRUE	WS_KBD18	53
879	TRUE	WS_KBD19	53
878	TRUE	WS_KBD20	53
877	TRUE	WS_KBD21	53
876	TRUE	WS_KBD22	53
875	TRUE	WS_KBD23	53
874	TRUE	WS_KBD_ONOFF_L	53
873	TRUE	WS_LEFT_SHIFT_KBD	53
872	TRUE	WS_LEFT_OPTION_KBD	53
871	TRUE	WS_CONTROL_KBD	53

(NEED TO ADD 2 GND TP)

KBD BACKLIGHT CONN

899	TRUE	KBDLED_ANODE	54
898	TRUE	SMC_KBDLED_PRESENT_L	54

(NEED TO ADD 1 GND TP)

CAMERA/ALS CONN

899	TRUE	PP5V_S3_ALSCAMERA_F	32
898	TRUE	SMBUS_SMC_2_S3_SCL	6 45 48 84
897	TRUE	SMBUS_SMC_2_S3_SDA	6 45 48 84
896	TRUE	USB_CAMERA_CONN_P	32 80
895	TRUE	USB_CAMERA_CONN_N	32 80

(NEED TO ADD 2 GND TP)

DEBUG VOLTAGE

899	TRUE	PPVCORE_S0_CPU	7
898	TRUE	PPVCORE_S0_AXG	7
897	TRUE	PP1V2_S3_ENET_INTREG	71
896	TRUE	PP1V05_S0	7
895	TRUE	PP1V5_S3RS0	7 85
894	TRUE	PP1V8_S0	7
893	TRUE	PP3V3_S0	7 85
892	TRUE	PP5V_S0	6 7
891	TRUE	PP3V3_S3	7
890	TRUE	PP5V_S3	7
889	TRUE	PPVCCSA_S0_CPU	7
888	TRUE	PP3V3_S5	7 85
887	TRUE	PP3V42_G3H	6 7
886	TRUE	PPBUS_G3H	7
885	TRUE	PP3V3_ENET	7
884	TRUE	PP3V3_WLAN	6 32 46
883	TRUE	PP5V_SW_ODD	6 41
882	TRUE	PP5V_S0_HDD_FLT	6 41
881	TRUE	PP18V5_Z2	6 54
880	TRUE	PP3V3_S0_LCD_F	6 74
879	TRUE	PP3V3_LCDVDD_SW_F	6 74
878	TRUE	PP4V5_AUDIO_ANALOG	57 62
877	TRUE	PP1V5_S3	7
876	TRUE	SMC_PM_G2_EN	45 73
875	TRUE	PM_SLP_S4_L	17 26 32 45 73
874	TRUE	PM_SLP_S3_L	8 17 26 45 73

(NEED TO ADD 6 GND TP)

DC POWER CONN

899	TRUE	PP18V5_DCIN_FUSE	63
898	TRUE	ADAPTER_SENSE	63

(NEED TO ADD 4 GND TP)

LPC+SPI DEBUG CONN

899	TRUE	LEC_AD<0>	16 45 47 81
898	TRUE	LPC_AD<1>	16 45 47 81
897	TRUE	LPC_AD<2>	16 45 47 81
896	TRUE	LPC_AD<3>	16 45 47 81
895	TRUE	LPC_CLK33M_LPCPLUS	24 47 81
894	TRUE	LPC_FRAME_L	16 45 47 81
893	TRUE	LPC_PWRDWN_L	17 45 47
892	TRUE	LPC_SERIRO	16 45 47
891	TRUE	LPCPLUS_GPIO	19 47
890	TRUE	LPCPLUS_RESET_L	24 47
889	TRUE	PM_CLKRUN_L	17 45 47
888	TRUE	PP3V42_G3H	6 7
887	TRUE	PP5V_S0	6 7
886	TRUE	SMC_RX_L	45 46 47
885	TRUE	SMC_TCK	45 46 47
884	TRUE	SMC_TDI	45 46 47
883	TRUE	SMC_TDO	45 46 47
882	TRUE	SMC_TMS	45 46 47
881	TRUE	SMC_TX_L	45 46 47
880	TRUE	SPI_ALT_CLK	47
879	TRUE	SPI_ALT_CS_L	47
878	TRUE	SPI_ALT_MISO	47
877	TRUE	SPI_ALT_MOSI	47
876	TRUE	SPIROM_USE_MLB	19 47 56

(NEED TO ADD 2 GND TP)

NC NO_TESTS

17	TP_CRT_IG_BLUE	==	TRUE	NC_CRT_IG_BLUE
17	TP_CRT_IG_GREEN	==	MAKE_BASE=TRUE	NC_CRT_IG_GREEN
17	TP_CRT_IG_RED	==	TRUE	NC_CRT_IG_RED
17	TP_CRT_IG_DDC_CLK	==	TRUE	NC_CRT_IG_DDC_CLK
17	TP_CRT_IG_DDC_DATA	==	MAKE_BASE=TRUE	NC_CRT_IG_DDC_DATA
17	TP_CRT_IG_HSYNC	==	TRUE	NC_CRT_IG_HSYNC
17	TP_CRT_IG_VSYNC	==	MAKE_BASE=TRUE	NC_CRT_IG_VSYNC
17	TP_LVDS_IG_CTRL_CLK	==	TRUE	NC_LVDS_IG_CTRL_CLK
17	TP_LVDS_IG_CTRL_DATA	==	MAKE_BASE=TRUE	NC_LVDS_IG_CTRL_DATA
17	TP_PCH_LVDS_VBG	==	MAKE_BASE=TRUE	NC_PCH_LVDS_VBG

16	TP_HDA_SDIN1	==	TRUE	NC_HDA_SDIN1
16	TP_HDA_SDIN2	==	MAKE_BASE=TRUE	NC_HDA_SDIN2
16	TP_HDA_SDIN3	==	MAKE_BASE=TRUE	NC_HDA_SDIN3
16	TP_PCI_PME_L	==	TRUE	NC_PCI_PME_L
16	TP_PCI_CLK33M_OUT3	==	MAKE_BASE=TRUE	NC_PCI_CLK33M_OUT3
16	TP_CLINK_CLK	==	TRUE	NC_CLINK_CLK
16	TP_CLINK_DATA	==	MAKE_BASE=TRUE	NC_CLINK_DATA
16	TP_CLINK_RESET_L	==	TRUE	NC_CLINK_RESET_L
16	TP_PCIE_CLK100M_PEBN	==	TRUE	NC_PCIE_CLK100M_PEBN
16	TP_PCIE_CLK100M_PEBP	==	MAKE_BASE=TRUE	NC_PCIE_CLK100M_PEBP

38	TP_FW643_SDA	==	TRUE	NC_FW643_SDA
38	TP_FW643_SM	==	TRUE	NC_FW643_SM
38	TP_FW643_TCK	==	TRUE	NC_FW643_TCK
38	TP_FW643_TMS	==	TRUE	NC_FW643_TMS
38	TP_FW643_FW620_L	==	MAKE_BASE=TRUE	NC_FW643_FW620_L
38	TP_FW643_VBUI	==	MAKE_BASE=TRUE	NC_FW643_VBUI
38	TP_FW643_OCR10_CTL	==	TRUE	NC_FW643_OCR10_CTL
38	TP_FW643_AVREG	==	TRUE	NC_FW643_AVREG
38	TP_FW643_TDI	==	MAKE_BASE=TRUE	NC_FW643_TDI

23	TP_XDP_PCH_OBSFN_A<0..1>	==	TRUE	NC_TP_XDP_PCH_OBSFN_A<0..1>
23	TP_XDP_PCH_OBSFN_B<0..1>	==	MAKE_BASE=TRUE	NC_TP_XDP_PCH_OBSFN_B<0..1>
23	TP_XDP_PCH_HOOK2	==	TRUE	NC_TP_XDP_PCH_HOOK2
23	TP_XDP_PCH_HOOK3	==	MAKE_BASE=TRUE	NC_TP_XDP_PCH_HOOK3
23	TP_XDP_PCH_OBSFN_D<0..1>	==	TRUE	NC_TP_XDP_PCH_OBSFN_D<0..1>
23	TP_XDP_PCH_HOOK4	==	TRUE	NC_TP_XDP_PCH_HOOK4
23	TP_XDP_PCH_HOOK5	==	TRUE	NC_TP_XDP_PCH_HOOK5
16	TP_PCH_GPIO64_CLKOUTFLEX0	==	TRUE	NC_PCH_GPIO64_CLKOUTFLEX0
16	TP_PCH_GPIO65_CLKOUTFLEX1	==	MAKE_BASE=TRUE	NC_PCH_GPIO65_CLKOUTFLEX1
16	TP_PCH_GPIO66_CLKOUTFLEX2	==	TRUE	NC_PCH_GPIO66_CLKOUTFLEX2
16	TP_PCH_GPIO67_CLKOUTFLEX3	==	MAKE_BASE=TRUE	NC_PCH_GPIO67_CLKOUTFLEX3

NC NO_TESTS


899	TRUE	NC_FW2_TBPB	40
898	TRUE	NC_FW2_TBPB	40
897	TRUE	NC_FW2_TBPB	40
896	TRUE	NC_FW2_TBPB	40
895	TRUE	NC_FW2_TBPB	40
894	TRUE	NC_FW2_TBPB	40
893	TRUE	NC_FW2_TBPB	40
892	TRUE	NC_FW2_TBPB	40
891	TRUE	NC_FW2_TBPB	40
890	TRUE	NC_FW2_TBPB	40

899	TRUE	XDP_PCH_AP_PWR_EN	
898	TRUE	XDP_PCH_USB_HUB_SOFT_RST_L	
897	TRUE	XDP_PCH_SDCONN_STATE_RST_L	
896	TRUE	XDP_PCH_ENET_PWR_EN	
895	TRUE	XDP_PCH_SDCONN_DET_L	
894	TRUE	XDP_PCH_S5_PWRGD	23
893	TRUE	XDP_PCH_PWRBTN_L	23
892	TRUE	XDP_PCH_ISOLATE_CPU_MEM_L	
891	TRUE	XDP_FW_CLKREQ_L	
890	TRUE	XDP_AP_CLKREQ_L	
889	TRUE	XDP_PCH_AUD_IPHS_SWITCH_EN	

17	TP_SDVO_TVCLKINN	==	TRUE	NC_SDVO_TVCLKINN
17	TP_SDVO_TVCLKINP	==	MAKE_BASE=TRUE	NC_SDVO_TVCLKINP
17	TP_SDVO_STALLN	==	TRUE	NC_SDVO_STALLN
17	TP_SDVO_STALLP	==	MAKE_BASE=TRUE	NC_SDVO_STALLP
17	TP_SDVO_INTN	==	TRUE	NC_SDVO_INTN
17	TP_SDVO_INTP	==	MAKE_BASE=TRUE	NC_SDVO_INTP

NC_EDP_TXP<0..3>	==	TRUE	TP_EDP_TX_P<0..3>
MAKE_BASE=TRUE	==	TRUE	TP_EDP_TX_N<0..3>
NC_EDP_AUXP	==	TRUE	TP_EDP_AUX_P
MAKE_BASE=TRUE	==	TRUE	TP_EDP_AUX_N
NC_CPU_THERMDA	==	TRUE	TP_CPU_THERMDA
MAKE_BASE=TRUE	==	TRUE	TP_CPU_THERMDC
NC_CPU_RSVD<30..45>	==	TRUE	TP_CPU_RSVD<30..45>
MAKE_BASE=TRUE	==	TRUE	TP_CPU_RSVD<8..27>

NC_PEG_R2D_CP<0..7>	==	TRUE	==PEG_R2D_C_P<0..7>
MAKE_BASE=TRUE	==	TRUE	==PEG_R2D_C_N<0..7>
NC_PEG_D2RP<0..7>	==	TRUE	==PEG_D2R_P<0..7>



SYNC MASTER=K901 MLS SYNC DATE=02/15/2011

Apple Inc.

Power Aliases

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

BRANCH:

PAGE: 8 OF 109

SHEET: 7 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

D

C

B

A

D


C

B

A

OMIT_TABLE CRITICAL

OMIT_TABLE CRITICAL




Intel Doc 467283 ChiefRiver Platform design guid rev0.71 section 2.2.12 recommendation.

NOTE: eDP_COMPIO and eDP_ICOMPO can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP_HPDP processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for EDP processor.


If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



These can be Placed close to J2500 and Only for debug access

FOR IVYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED



NOTE: Intel validation sense lines per doc 439028 rev1.0 HR_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=MASTER SYNC DATE=02/15/2011

CPU DMI / PEG / FDI / RSVD


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 10 OF 109 SHEET: 9 OF 86



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU CLOCK/MISC/JTAG			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT_TABLE
CRITICAL

OMIT_TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)

IVY-BRIDGE
2C-35W

IVY-BRIDGE
2C-35W

MEMORY CHANNEL A

MEMORY CHANNEL B

SYNC MASTER=MASTER SYNC DATE=02/15/2011

CPU DDR3 INTERFACES


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 12 OF 109
SHEET: 11 OF 86




SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		13 OF 109	
		SHEET	
		12 OF 86	



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU GROUNDS			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 109
		SHEET	13 OF 86

CPU VCORE DECOUPLING

Intel recommendation (Section 6.2): 35x 2.2uF, 25x 22uF, 4x 470uF




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF

PLACEMENT_NOTE (C1684-C167F):

Place on bottom side of U1000




CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side



SYNC MASTER=JACK J30		SYNC DATE=09/27/2011	
PAGE TITLE: CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 16 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 14 OF 86	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


VAXG DECOUPLING

Intel recommendation (section 6.3): 21x 1uF, 6x 10uF, 6x 22uF, 2x 470uF


12 9 7 =PPVCORE_S0_CPU_VCCAXG

PLACEMENT_NOTE (C1700-C1710):


Place on bottom side of U1000



PLACEMENT_NOTE (C1711-C1716):




PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):

Place near inductors on bottom side.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	6	CAP, CER, XSR, 22UF, 20V, 6.3V, 0603, SAMSUNG	C1717, C1718, C1719, C1720, C1721, C1722	CRITICAL	


CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.5): 10x 1uF, 8x 10uF, 1x 330uF



26 12 10 7 =PP1V5_S3_CPU_VCCDDR

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 6x 1uF, 5x 10uF, 1x 330uF


12 7 =PPVCCSA_S0_CPU

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0		17 OF 109	
PAGE		SHEET	
17 OF 109		15 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



OMIT_TABLE

OMIT_TABLE

RTC

LPC

IHDA

SATA

JTAG

SPI

SMBUS

PCI-E*

C-I-LINK


CLOCKS

FLEX CLOCKS


Unused clock terminations for FCIM Mode

PAGE TITLE		SYNC DATE=06/13/2011	
PCH SATA/PCIe/CLK/LPC/SPI		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	16 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.



PAGE TITLE		DRAWING NUMBER		SIZE	
PCH DMI/FDI/PM/Graphics		051-9058		D	
Apple Inc.		REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 109	
II NOT TO REPRODUCE OR COPY IT		PAGE		17 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET		17 OF 86	
IV ALL RIGHTS RESERVED		SHEET		17 OF 86	



OMIT_TABLE

Pin	Label	Value
AX7	XNC	
AX7	XNC	
AU3	XNC	
BG4	XNC	
AT10	XNC	
BC8	XNC	
AU2	XNC	
AT4	XNC	
AT3	XNC	
AT1	XNC	
AY3	XNC	
AT5	XNC	
AV3	XNC	
AV1	XNC	
BB1	XNC	
BA3	XNC	
BB5	XNC	
BB3	XNC	
BB7	XNC	
BB8	XNC	
BD4	XNC	
BF6	XNC	
AV5	XNC	
AV10	XNC	
AT8	XNC	
AY5	XNC	
BA2	XNC	
AT12	XNC	
BF3	XNC	

SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH PCI/USB/TP/RSVD			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	20 OF 109
		SHEET	18 OF 86

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C



C

B


B

A


A



SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PAGE TITLE			
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	21 OF 109
		SHEET	19 OF 86




SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH GROUNDS			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 109
		SHEET	21 OF 86



PAGE TITLE		PCH DECOUPLING	
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	24 OF 109
		SHEET	22 OF 86

SYNC MASTER=K90I MLB SYNC DATE=02/15/2011



CPU Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

PCH Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

(R2560-R2563)
XDP_CPU:BPM

XDP BPM L<4>	R2560	0	1	2	5%	1/20W	MF	201
XDP BPM L<5>	R2561	0	1	2	5%	1/20W	MF	201
XDP BPM L<6>	R2562	0	1	2	5%	1/20W	MF	201
XDP BPM L<7>	R2563	0	1	2	5%	1/20W	MF	201

(R2564-R2567)
XDP_CPU:CFG

CPU CFG<12>	R2564	0	1	2	5%	1/20W	MF	201
CPU CFG<13>	R2565	0	1	2	5%	1/20W	MF	201
CPU CFG<14>	R2566	0	1	2	5%	1/20W	MF	201
CPU CFG<15>	R2567	0	1	2	5%	1/20W	MF	201

XDP

CPU PWRGD	R2500	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2502	0	1	2	5%	1/20W	MF	201
CPU CFG<0>	R2501	1K	1	2	5%	1/20W	MF	201
PM PCH SYS PWROK	R2504	330	1	2	5%	1/20W	MF	201

(R2520-R2537)
XDP PCH SIGNALS

XDP DA0 USB EXTA OC L	R2520	33	1	2	5%	1/20W	MF	201
XDP DA1 USB EXTB OC L	R2521	33	1	2	5%	1/20W	MF	201
XDP DA2 USB EXTC OC L	R2522	33	1	2	5%	1/20W	MF	201
XDP DA3 USB EXTD OC L	R2523	33	1	2	5%	1/20W	MF	201
XDP DB0 USB EXTB OC EHCI L	R2524	33	1	2	5%	1/20W	MF	201
XDP DB1 USB EXTD OC EHCI L	R2525	33	1	2	5%	1/20W	MF	201
XDP DB2 AP PWR EN	R2526	33	1	2	5%	1/20W	MF	201
XDP DB3 SDCONN STATE CHANGE	R2527	33	1	2	5%	1/20W	MF	201
XDP FC0	R2528	33	1	2	5%	1/20W	MF	201
XDP FC1	R2529	33	1	2	5%	1/20W	MF	201
XDP DC0 ISOLATE CPU MEM L	R2530	33	1	2	5%	1/20W	MF	201
XDP DC1 MXM GOOD	R2531	33	1	2	5%	1/20W	MF	201
XDP DC2 DP AUXCH ISOL	R2532	33	1	2	5%	1/20W	MF	201
XDP DC3 SATARDVR EN	R2533	33	1	2	5%	1/20W	MF	201
XDP DD0 DP GPU TBT SEL	R2534	33	1	2	5%	1/20W	MF	201
XDP DD1 JTAG ISP TCK	R2535	33	1	2	5%	1/20W	MF	201
XDP DD2 AUD IPHS SWITCH EN	R2536	33	1	2	5%	1/20W	MF	201
XDP DD3 ENET LOW PWR	R2537	33	1	2	5%	1/20W	MF	201

PCH/XDP Signal Isolation Notes:
- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
- 'Output' non-XDP signals require pulls.
- 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

XDP

ALL SYS PWRGD	R2584	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2585	0	1	2	5%	1/20W	MF	201

XDP

XDP CPU TDO	R2510	51	2	5%	1/20W	MF	201
XDP CPU TDI	R2511	51	2	5%	1/20W	MF	201
XDP CPU TMS	R2512	51	2	5%	1/20W	MF	201
XDP CPU TCK	R2513	51	2	5%	1/20W	MF	201
XDP CPU TRST L	R2514	51	2	5%	1/20W	MF	201

XDP

ITPCLK/HOOK4	R2515	0	1	2	5%	1/20W	MF	201
ITPCLK/HOOK5	R2516	0	1	2	5%	1/20W	MF	201
XDP CPU CLK100M P	R2515	0	1	2	5%	1/20W	MF	201
XDP CPU CLK100M N	R2516	0	1	2	5%	1/20W	MF	201
XDP CPU RESET L	R2505	1K	1	2	5%	1/20W	MF	201

PCH SIGNALS

XDP DA0 PCH GPIO059 USB EXTA OC L	R2590	0	1	2	5%	1/20W	MF	201
XDP DA1 PCH GPIO040 USB EXTB OC L	R2591	0	1	2	5%	1/20W	MF	201
XDP DA2 PCH GPIO041 USB EXTC OC L	R2592	0	1	2	5%	1/20W	MF	201
XDP DA3 PCH GPIO042 USB EXTD OC L	R2593	0	1	2	5%	1/20W	MF	201
XDP DB0 PCH GPIO043 USB EXTB OC EHCI L	R2594	0	1	2	5%	1/20W	MF	201
XDP DB1 PCH GPIO09 USB EXTD OC EHCI L	R2595	0	1	2	5%	1/20W	MF	201
XDP DB2 PCH GPIO10 AP PWR EN	R2596	0	1	2	5%	1/20W	MF	201
XDP DB3 PCH GPIO14 SDCONN STATE CHANGE	R2597	0	1	2	5%	1/20W	MF	201
XDP DC3 PCH GPIO19 SATARDVR EN	R2573	0	1	2	5%	1/20W	MF	201
XDP DC0 PCH GPIO28 ISOLATE CPU MEM L	R2570	0	1	2	5%	1/20W	MF	201
XDP DC2 PCH GPIO21 DP AUXCH ISOL	R2572	0	1	2	5%	1/20W	MF	201
XDP FC0 PCH GPIO15 MEM VDD SEL 1V5 L	R2574	0	1	2	5%	1/20W	MF	201

XDP


XDP PCH TDO	R2550	51	2	5%	1/20W	MF	201
XDP PCH TDI	R2551	51	2	5%	1/20W	MF	201
XDP PCH TMS	R2552	51	2	5%	1/20W	MF	201
XDP PCH TCK	R2556	51	2	5%	1/20W	MF	201

PAGE TITLE		SYNC DATE=06/13/2011	
CPU & PCH XDP		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Ethernet WAKE# Isolation

Platform Reset Connections


System RTC Power Source & 32kHz / 25MHz Clock Generator




PCH Reset Button




GPIO Glitch Prevention



ENET_MEDIA_SENSE ISOLATION CIRCUIT




SDCONN_STATE_CHANGE ISOLATION




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PCH ME Disable Strap



PCH S0 PWRGD



Chipset Support	
Apple Inc.	DRAWING NUMBER: 051-9058
	REVISION: 6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 26 OF 109	SHEET: 24 OF 86

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1



STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H

BOM TABLE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST

USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=LINDA J30		SYNC DATE=09/19/2011	
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER 051-9058	SIZE D
		REVISION 6.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 27 OF 109	SHEET 25 OF 86


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
to	2	0	0	1	1	1	0	1
3	0	0	0	1	X	1	0	0
S3	4	0	0	1	1	X	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPUMEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

BRANCH:

PAGE: 28 OF 109

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SHEET: 26 OF 86


Page Notes

Power aliases required by this page:
 - PPIV5_S3_MEM_A
 - PPIV5_S3_MEM_B
 - PPOV75_S3_MEM_VTT_A
 - PPOV75_S3_MEM_VTT_B
 - PPSD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_S0D1MMA_SCL
 - I2C_S0D1MMA_SDA


SDM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	27 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



"Factory" (top) slot



NOTE: Ivybridge does not use DM signals per doc 460452 CR SFF DG Section 2.6.14

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 Byte/Bit Swaps			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	30 OF 109
		SHEET	28 OF 86


SD Card Connector



SD Not Inserted, CARD_DETECT is OPEN.
 CAESAR-IV Card Detect is programmable,
 but a Silicon bug makes the active
 high case unusable.


SD Detect & Reset Logic

SDCONN_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
 Converts SDCONN from active-low level signal to active-high pulses.



SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



PAGE TITLE		DRAWING NUMBER		SIZE
SD Card Connector		051-9058		D
Apple Inc.		REVISION		6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		33 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		30 OF 86
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_DAC - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (= sourced)			+6.1uA - -6.1uA (= sourced)	+6.0mA - -5.0mA (= sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31_MLB SYNC DATE=06/13/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE: 34 OF 109
 SHEET: 31 OF 86



MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (RSP)




AIRPORT

BLUETOOTH


ALS CAMERA

SYNC MASTER=K901 ML5		SYNC DATE=02/15/2011	
PAGE TITLE X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER 051-9058	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 6.0.0	BRANCH
		PAGE 35 OF 109	SHEET 32 OF 86



PAGE TITLE		SYNC DATE=02/15/2011	
T29 Host (1 of 2)		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		36 OF 109	
I I NOT TO REPRODUCE OR COPY IT		SHEET	
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		33 OF 86	
I I ALL RIGHTS RESERVED			

NOTE: All unused LSOE/EO pairs should be aliased together. Other signals okay to float (TP/NC).



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

8 7 6 5 4 3 2 1

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE T29 Host (2 of 2)			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 109		SHEET 34 OF 86	


BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.

71 36 24 7 =PP3V3_ENET_PHY
281mA (1000base-T max power, Caesar IV)

=PP1V2_ENET_PHY 71
???mA (1000base-T, Caesar V)


D
C
B
A

D
C
B
A



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
NOTE: ENETM requires SI pull-down instead of SO.


SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	39 OF 109
		SHEET	36 OF 86

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
157S0084	2	XFMR, ISO, HALF-PORT, 1000T, 12P, SMD, HF	T4000, T4001	CRITICAL	

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

Ethernet Connector

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH:

PAGE: 40 OF 109

SHEET: 37 OF 86



PLACEMENT_NOTE=Place C4170 close to U1400
 PLACEMENT_NOTE=Place C4171 close to U1400
 PLACEMENT_NOTE=Place C4175 close to U4100
 PLACEMENT_NOTE=Place C4176 close to U4100

NOTE: FW_PME_L and FW_CLKREQ_L are isolated for systems that use 1394B physical plug detect.
 WITH PLUG DETECT:
 - Gate CLKREQ# based on PHY power
 - TP (or NC) PME#
 WITHOUT PLUG DETECT:
 - Alias both signals to drop = prefix

SYNC MASTER=K901 MLS		SYNC DATE=02/15/2011	
PAGE TITLE			
FireWire LLC/PHY (FW643E)		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V0FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



- Dual-purpose output:
- 1) 5K Pull-down Detect when FW_PWR_EN is low.
 - 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.

3.3V FW Switch




U4201 & U4202

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



LSI FireWire PHY requires 1.0V.
 To avoid an extra power supply,
 1.05V is used with a series R
 to reduce voltage.

TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.

SYNC MASTER=K901 ML5		SYNC DATE=06/23/2011	
PAGE TITLE: FireWire Port & PHY Power			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH:	PAGE: 42 OF 109
		SHEET:	39 OF 86

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY




Cable Power

CRITICAL
 L4310
 FERR-250-OHM

Note: Trace PPVP_FW_PORT1 must handle up to 5A




"Snapback" & "Late VG" Protection



PORT 1

BILINGUAL

CRITICAL
 J4310
 1394B-M97
 F-RT-TH




AREF needs to be isolated from all local grounds per 1394b spec
 When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
 BREF should be hard-connected to logic ground for speed signaling and connection

CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED


SYNC MASTER=K901 ML5		SYNC DATE=02/15/2011	
PAGE TITLE: FireWire Connector			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE: 43 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET: 40 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Connector




SATA OOB Comparator

Notes:
OOB2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD




SATA HDD Connector (Gen3)



SATA Redriver

Internally PD -150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9



D2R Passive DeEmphasis

VALUE: 4.5 DB

R2D Passive DeEmphasis

VALUE: 3.0 DB

C4518 & C4517 Placement Note:
It is critical that these two should be near
to U1800 pin AM1 and AM3.

SYNC MASTER=YONAS_J30 SYNC DATE=11/08/2011

SATA/IR/SIL Connectors

Apple Inc.


DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 45 OF 109
SHEET: 41 OF 86

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

USB Port A (Front Port)




Mojo SMC Debug Mux




SYNC MASTER=J31_MLB		SYNC DATE=07/08/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB Port B (Back Port)




SYNC MASTER=J31_MLB		SYNC DATE=07/08/2011	
External B USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 86	
IV ALL RIGHTS RESERVED			

IR SUPPORT



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
Front Flex Support			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
48 OF 109		44 OF 86	




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=YONAS J30		SYNC DATE=12/21/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		49 OF 109	
		SHEET	
		45 OF 86	

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit


SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz




Note: ADC10 and ADC11 are shared with comparators on Stack Board.

Note: Pull-up for SMC_PME_S4_DARK_L are in page33 (R3315).


S4 HPD SMC Wake Source



System (Sleep) LED Circuit




SMC12 PECCI Support




SMC12 SPI Support

Series resistors are no stuffed until the topology of 2 SPI Masters are verified.




Notes: OOB2R was OOB_TEMP, from SSD, to SMC. OOB2R2 was TEMP_CTL, from SMC, to SSD.

SMC12 Eng Pkg Support



BATLOW# Isolation




SYNC MASTER=YNAS J30		SYNC DATE=01/02/2012	
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	50 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	46 OF 86
IV ALL RIGHTS RESERVED			

D

D


LPC+SPI Connector



C

C

SPI Bus Series Termination




B

B

A

A


SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9058	D
		REVISION	6.0.0
		BRANCH	
		PAGE	51 OF 109
		SHEET	47 OF 86



SYNC MASTER=K901 MLS		SYNC DATE=02/15/2011	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	52 OF 109
		SHEET	48 OF 86


CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 100x, EDP: 20.1 A
 Rsense: 0.001 (R7640)
 V across Rsense: 20.1 mV
 Gain needed: 164.2x




DDR 1.5V S3 (Memory) Current Sense (IM0C)

Gain: 364.9x, EDP: 9 A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 Gain needed: 366.6x




HDD Current Sense (IHDC)


Gain: 1000x, EDP: 2.5 A (12.5 W)
 Rsense: 0.001 (R5380)
 V across Rsense: 2.5 mV
 Gain needed: 1320x



CPU Core Voltage Sense (VC0C)




AXG Core Voltage Sense (VN0C)




CPU Core Load Side Current Sense (IC0C)

Gain: 161.5x, EDP: 53 A
 Rsense: 2x of 0.00075 (R7510, R7520), Rsum: 0.000375
 V across Rsense: 19.8 mV
 Gain needed: 166.1x



AXG Core Load Side Current Sense (IN0C)

Gain: 190.6x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375
 V across Rsense: 17.25 mV
 Gain needed: 191.3x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0114	3	RES.MTL FLIM,100K,1/16W,0402,SMD,LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=LINDA J30 SYNC DATE=09/28/2011

Power Sensors: Load Side

Apple Inc.

051-9058 D

6.0.0


53 OF 109

49 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
 Rsense: 0.003 (R5400)
 V across Rsense: 52.2 mV
 Gain needed: 63.2x




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
 Rsense: 0.003 (R5410)
 V across Rsense: 26.4 mV
 Gain needed: 125x




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x
 Rsense: 0.010 (R7050)
 Max Current Measured: 9.2 A




DC-In (AMON) Current Sense (ID0R)


Charger Gain: 20x
 Rsense: 0.020 (R7020)
 Max Current Measured: 8.3 A



PBUS Voltage Sense & Enable (VP0R)




DC In Voltage Sense & Enable (VD0R)




SYNC MASTER=YONAS J30		SYNC DATE=11/03/2011	
PAGE TITLE			
Power Sensors: High Side		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		54 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		50 OF 86	


Thermal Sensor:
 CPU Proximity, Fin Stack, Memory Proximity, 5V/3.3V Proximity
 I2C Write: 0x98, I2C Read: 0x99



Thermal Sensor: T29 Die




SYNC MASTER=YONAS J30		SYNC DATE=08/01/2011	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE Fan			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 56 OF 109	
		SHEET 52 OF 86	

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812, R5813, C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX

Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.

Keyboard Backlight Connector




J5815 pin 1 is grounded on keyboard backlight flex

SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
PAGE TITLE			
WELLSPRING 2			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		54 OF 86	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 109
		SHEET	55 OF 86



SYNC MASTER=K901_MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	56 OF 86
		SIZE	D


AUDIO CODEC
APPLE P/N 353S3199 as of July 2011



Digital Mic - Only for mock ups
as of July 2011

- 57 AUD_DMIC_CLK == TP_AUD_DMIC_CLK
MAKE_BASE=TRUE
- 57 AUD_GPIO_0 == TP_AUD_DMIC_SDATA
MAKE_BASE=TRUE

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2281 as of July 2011




NOTES ON J30 audio

- Codec HPamp used for Lineout/HPout. No external HPamp.
- 3 Spk amplifiers - 2 tweeters and a sub woofer
- No line input capability
- SPDIF out
- China headset support

SYNC MASTER=KAVITHA J30		SYNC DATE=07/25/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY APN:353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76

SYNC MASTER=DIRK J30		SYNC DATE=02/16/2012	
PAGE TITLE			
AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
64 OF 109		58 OF 86	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=KAVITHA J30		SYNC DATE=07/25/2011	
PAGE TITLE: AUDIO: HEADPHONE FILTER			
DRAWING NUMBER: 051-9058		SIZE: D	
REVISION: 6.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 65 OF 109	
		SHEET: 59 OF 86	

8

7

6

5

4

3

2


1

SATELLITE & SUB TWEETER AMPLIFIER

APN:353S2888 as of July 2011


SATELLITE	FC=1.2kHz typical
SUB	FC= 172 HZ typical
GAIN	3DB with Rin=28k typical

Gain Pin	Gain dB
Connect to VDD	12
Connect to VDD through 100k	9
Not connected	6
Connect to GND through 100k	3
Connect to GND	0




SYNC MASTER=KAVITHA.J30		SYNC DATE=07/25/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
66 OF 109		60 OF 86	


AUDIO JACK:LO/HP CONNECTOR, SPDIF TX



ANALOG MIC CONNECTOR
APN:518S0520



SPEAKER CONNECTOR



SYNC MASTER=DIRK J30		SYNC DATE=11/10/2011	
PAGE TITLE			
AUDIO: JACK		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		67 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 86	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (3)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (804)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SOUTHBRIDGE RESOURCES

FUNCTION	SYSTEM GPIO	SYSTEM INTERRUPT
AUD_IPHS_SWITCH_EN	PANTHER_POINT GPIO16	N/A
AUD_I2C_INT_L	N/A	PANTHER_POINT GPIO5/PIRQH
AUD_IP_PERIPHERAL_DET	N/A	PANTHER_POINT GPIO3/PIRQH


PORT B LEFT(HEADSET MIC)
HP=80HZ, LP=8.82KHZ



PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B RIGHT(BUILT-IN MIC)
HP=80HZ



EXTRACTION NOTIFICATION


SYNC MASTER=DIRK J30		SYNC DATE=02/20/2012	
PAGE TITLE			
AUDIO:Jack Translators			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MagSafe DC Power Jack




1-Wire OverVoltage Protection

BIL CONNECTOR




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




BATTERY CONNECTOR



SYNC MASTER=JACK J30		SYNC DATE=07/29/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

System Agent Power Supply



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	IC	ISL95870A, PWM, 2BIT-VID, RMOT-SNSE, 20W	U7100	CRITICAL	


$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=JACK J30 SYNC DATE=09/28/2011
 System Agent Supply
 Apple Inc.
 DRAWING NUMBER: 051-9058 SIZE: D
 REVISION: 6.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 71 OF 109
 SHEET: 65 OF 86

5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



MAX CURRENT = 12.947A
PWM FREQ. = 300 KHZ

MAX CURRENT = 7.45A
PWM FREQ. = 375 KHZ

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0927	1	FDMC3020DC	Q7260		5V_S3_POWER_FET:FAIR
376S0928	1	FDMC2514SDC	Q7261		5V_S3_POWER_FET:FAIR
376S0966	1	RJK03E1DNS	Q7260		5V_S3_POWER_FET:REN
376S0895	1	RJK03E0DNS	Q7261		5V_S3_POWER_FET:REN

SYNC MASTER=JACK J30 SYNC DATE=08/22/2011

5V/3.3V SUPPLY

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

72 OF 109

66 OF 86

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0299	128S0218		ALL	
128S0093	128S0218		ALL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0979	1	FDMC0225	Q7330		DDR_POWER_FET:FAIR
376S0874	1	FDMC0202B	Q7335		DDR_POWER_FET:FAIR

SYMC_MASTER=JACK_730 SYMC_DATE=07/26/2011

1.5V DDR3 Supply


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 73 OF 109 SHEET: 67 OF 86




SYMC MASTER-1426-730		SYMC DATE=08/03/2015	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	74 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CPU IMVP7 & AXG VCore Output
 Apple Inc.
 DRAWING NUMBER: 051-9058
 REVISION: 6.0.0
 SHEET: 75 OF 109
 PAGE: 69 OF 86


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU VCCIO (1.05V S0) Regulator




$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 26.265A$
 $V_{out} = 0.5V \times (1 + R_a / R_b)$


SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
PAGE TITLE			
CPUVCCIO (1.05V) Power Supply			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 109		70 OF 86	




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.35 A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)



MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	16 mOhm @4.5V
LOADING	100? mA (EDP)



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)



MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

Power FETs

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: 78 OF 109

SHEET: 72 OF 86

S5 Rail Enables & PGOOD

Internal pull-ups 100K +/- 20%

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0

D

D

C

C


B

B

A

A


S0 Rail PGOOD (BJT Version)




S0 Rail PGOOD Circuitry

Thresholds: (ISL Version in development)


- VDD: 2.734V-3.010V
- V2MON: 2.815V-3.099V
- V3MON: 0.572V-0.630V
- V4MON: 0.572V-0.630V




3.3V S4 ENABLE




3.3V/5.0V Sus ENABLE



3.3V SUS Detect



S0 ENABLE




CHGR VFRQ Generation

VFRQ Low: Fix Frequency
 VFRQ High: Variable Frequency


ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")



WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



SYNC_MASTER=K901_MLB SYNC_DATE=02/15/2011

Power Control 1/ENABLE

Apple Inc.


051-9058 D

6.0.0

79 OF 109

73 OF 86


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



LCD CONNECTOR
LVDS CONNECTOR:518S0787

CRITICAL
J9000
20525-130E-01
F-RT-SM

SYNC MASTER=K901 MLS		SYNC DATE=02/15/2011	
PAGE TITLE LVDS CONNECTOR			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 90 OF 109	
		SHEET 74 OF 86	




T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.


DP A Super-Driver

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0xB6/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.



Port A MCU



=TBT_WAKE_L:
 Desktops use PCIe WAKE#
 Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

T29 Path Biasing

DP Path Biasing

DP/T29 A Low-Speed MUX

Must be 3.3V DP A port power


CBTL04DP081 (353S3151) and PI3VEDP212 (353S3055) are footprint-compatible parts with similar pinouts. NXP uses pin 10 for ML and HPD, Pericom uses pin 10 for ML and pin 11 for HPD.

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100 Ω pull-downs would defeat DP Sink's detection of DP source.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	93 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	75 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.
wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V

Nominal	Min	Max
IHV50/S3 1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector A

PAGE TITLE		SYNC DATE=02/15/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	94 OF 109
		SHEET	76 OF 86

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SPFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI8_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI8_PCH_TX2TX	*	=3x_DIELECTRIC	?	PCI8_PCH_TX2TX	TOP,BOTTOM	=4x_DIELECTRIC	?
PCI8_PCH_TX2RX	*	=4x_DIELECTRIC	?	PCI8_PCH_TX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCI8_PCH_RX2RX	*	=3x_DIELECTRIC	?	PCI8_PCH_RX2RX	TOP,BOTTOM	=4x_DIELECTRIC	?
PCI8_PCH_RX2TX	*	=4x_DIELECTRIC	?	PCI8_PCH_RX2TX	TOP,BOTTOM	=4x_DIELECTRIC	?
PCI8_PCH_2OTHER	*	=3x_DIELECTRIC	?	PCI8_PCH_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI8_PCH_TX	*_PCH_TX	*	PCI8_PCH_TX2TX
PCI8_PCH_TX	*_PCH_RX	*	PCI8_PCH_TX2RX
PCI8_PCH_RX	*_PCH_RX	*	PCI8_PCH_RX2RX
PCI8_PCH_RX	*_PCH_TX	*	PCI8_PCH_RX2TX
PCI8_PCH_TX	*	*	PCI8_PCH_2OTHER
PCI8_PCH_RX	*	*	PCI8_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DMI_S2N	PCIE_85D	PCIE_PCH_TX	DMI_S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE_PCH_TX	DMI_S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE_PCH_RX	DMI_N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE_PCH_RX	DMI_N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE_PCH_RX	FDI_DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE_PCH_RX	FDI_DATA N<7:0>
FDI_FSYNC	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>
FDI_LSYNC	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>
FDI_INT	CPU_50S	CPU_AGTL	FDI_INT
CPU_PRCI	CPU_50S	CPU_COMP	CPU_PRCI
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP_DBRESET_L
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L
XDP_CPU_PREQ_L	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L
PM_EXT_TS_L<0>	CPU_50S	CPU_AGTL	PM_EXT_TS_L<0>
PM_EXT_TS_L<1>	CPU_50S	CPU_AGTL	PM_EXT_TS_L<1>
CPU_SM_RCOMP<0>	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>
CPU_SM_RCOMP<1>	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>
CPU_SM_RCOMP<2>	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>
CPU_CFG<11..0>	CPU_50S	CPU_ITP	CPU_CFG<11..0>
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L
CPU_VCCIO_SEI	CPU_50S	CPU_AGTL	CPU_VCCIO_SEI
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD
PM_THERMTRIP_L	CPU_50S	CPU_BMTL	PM_THERMTRIP_L
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N
ITPXDP_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P
ITPXDP_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N
EDP_COMP	CPU_27P4S	CPU_COMP	EDP_COMP
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_COMP
XDP_CPU_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI
XDP_CPU_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO
XDP_CPU_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS
XDP_CPU_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK
XDP_CPU_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L
XDP_BM_L<3..0>	CPU_50S	CPU_ITP	XDP_BM_L<3..0>
CPU_CFG<15..12>	CPU_50S	CPU_ITP	CPU_CFG<15..12>
XDP_CPUURST_L	CPU_50S	CPU_ITP	XDP_CPUURST_L
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VDDO_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P
CPU_VDDO_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_VIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L
CPU_VIDSCLK	CPU_50S	CPU_COMP	CPU_VIDSCLK
CPU_VIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU Constraints		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		100 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		78 OF 86	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	TOP,BOTTOM	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL10	N	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL10	N	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL3,ISL4,ISL9	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL3,ISL4,ISL9	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CLK	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_DATA	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_DQS	*	MEM_CTRL2CTRL
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_2OTHER	MEM_2OTHER	*	MEM_2OTHER
MEM_2OTHER	MEM_CLK	*	MEM_2OTHER
MEM_2OTHER	MEM_CTRL	*	MEM_2OTHER
MEM_2OTHER	MEM_CMD	*	MEM_2OTHER
MEM_2OTHER	MEM_DATA	*	MEM_2OTHER
MEM_2OTHER	MEM_DQS	*	MEM_2OTHER

Need to support MEM*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297).
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQ to DQS matching per byte lane should be within 0.127mm.
 DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.
 SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_37S	MEM_CLK	MEM A CLK P<5..0>	11 27
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	11 27
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>	11 27
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..0>	11 27
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0>	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	11 27
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	11 28
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	11 28
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	11 28
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	11 28
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	11 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	11 28
MEM_B_CLK	MEM_37S	MEM_CLK	MEM B CLK P<5..0>	11 29
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	11 29
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0>	11 29
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>	11 29
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0>	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	11 29
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	11 28
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	11 28
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	11 28
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	11 28
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	11 28
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	11 28
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	11 28
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	11 28

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

051-9058

Apple Inc.

6.0.0

101 OF 109

79 OF 86

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_PCH	*	=3x_DIELECTRIC	?	DP_PCH	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_PCH_TX	*	=3x_DIELECTRIC	?	DP_PCH_TX	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS_PCH_TX	*	=3x_DIELECTRIC	?	LVDS_PCH_TX	TOP,BOTTOM	=4x_DIELECTRIC	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_PCH_TX	*	=3x_DIELECTRIC	?	SATA_PCH_TX	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_PCH_RX	*	=3x_DIELECTRIC	?	SATA_PCH_RX	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_PCH_TX2TX	*	=4x_DIELECTRIC	?	SATA3_PCH_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_PCH_TX2RX	*	=5x_DIELECTRIC	?	SATA3_PCH_TX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_PCH_RX2RX	*	=4x_DIELECTRIC	?	SATA3_PCH_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_PCH_RX2TX	*	=5x_DIELECTRIC	?	SATA3_PCH_RX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_PCH_2OTHER	*	=4x_DIELECTRIC	?	SATA3_PCH_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA3_PCH_TX	*_PCH_TX	*	SATA3_PCH_TX2TX
SATA3_PCH_TX	*_PCH_RX	*	SATA3_PCH_TX2RX
SATA3_PCH_RX	*_PCH_RX	*	SATA3_PCH_RX2RX
SATA3_PCH_RX	*_PCH_TX	*	SATA3_PCH_RX2TX
SATA3_PCH_TX	*	*	SATA3_PCH_2OTHER
SATA3_PCH_RX	*	*	SATA3_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX2TX	*	=4x_DIELECTRIC	?	USB3_PCH_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX2RX	*	=5x_DIELECTRIC	?	USB3_PCH_TX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX2RX	*	=4x_DIELECTRIC	?	USB3_PCH_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX2TX	*	=5x_DIELECTRIC	?	USB3_PCH_RX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_2OTHER	*	=4x_DIELECTRIC	?	USB3_PCH_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	*_PCH_TX	*	USB3_PCH_TX2TX
USB3_PCH_TX	*_PCH_RX	*	USB3_PCH_TX2RX
USB3_PCH_RX	*_PCH_RX	*	USB3_PCH_RX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_PCH_RX2TX
USB3_PCH_TX	*	*	USB3_PCH_2OTHER
USB3_PCH_RX	*	*	USB3_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LVDS IG A CLK	LVDS_90D	LVDS_PCH_TX	LVDS IG A CLK P	17 74
LVDS IG A CLK	LVDS_90D	LVDS_PCH_TX	LVDS IG A CLK N	17 74
LVDS IG A DATA	LVDS_90D	LVDS_PCH_TX	LVDS IG A DATA P<2..0>	6 17 74
LVDS IG A DATA	LVDS_90D	LVDS_PCH_TX	LVDS IG A DATA N<2..0>	6 17 74
LVDS IG A DATA	LVDS_90D	LVDS_PCH_TX	LVDS IG A DATA P<3>	8 17
LVDS IG A DATA	LVDS_90D	LVDS_PCH_TX	LVDS IG A DATA N<3>	8 17
LVDS IG B DATA	LVDS_90D	LVDS_PCH_TX	LVDS IG B DATA P<3..0>	8 17
LVDS IG B DATA	LVDS_90D	LVDS_PCH_TX	LVDS IG B DATA N<3..0>	8 17
LVDS IG B CLK	LVDS_90D	LVDS_PCH_TX	LVDS IG B CLK P	8 17
LVDS IG B CLK	LVDS_90D	LVDS_PCH_TX	LVDS IG B CLK N	8 17
SATA HDD R2D	SATA_90D	SATA3_PCH_TX	SATA HDD R2D C P	16 41
SATA HDD R2D	SATA_90D	SATA3_PCH_TX	SATA HDD R2D C N	16 41
SATA HDD R2D CONN	SATA_90D	SATA3_PCH_TX	SATA HDD R2D P	6 41
SATA HDD R2D CONN	SATA_90D	SATA3_PCH_TX	SATA HDD R2D N	6 41
SATA HDD D2R	SATA_90D	SATA3_PCH_TX	SATA HDD D2R P	16 41
SATA HDD D2R	SATA_90D	SATA3_PCH_TX	SATA HDD D2R N	16 41
SATA HDD D2R CONN	SATA_90D	SATA3_PCH_TX	SATA HDD D2R C P	6 41
SATA HDD D2R CONN	SATA_90D	SATA3_PCH_TX	SATA HDD D2R C N	6 41
SATA ODD R2D	SATA_90D	SATA_PCH_TX	SATA ODD R2D C P	16 41
SATA ODD R2D	SATA_90D	SATA_PCH_TX	SATA ODD R2D C N	16 41
SATA ODD R2D	SATA_90D	SATA_PCH_TX	SATA ODD R2D P	6 41
SATA ODD R2D	SATA_90D	SATA_PCH_TX	SATA ODD R2D N	6 41
SATA ODD D2R	SATA_90D	SATA_PCH_TX	SATA ODD D2R P	16 41
SATA ODD D2R	SATA_90D	SATA_PCH_TX	SATA ODD D2R N	16 41
SATA HDD R2D CONN	SATA_90D	SATA3_PCH_TX	SATA HDD R2D RC P	41
SATA HDD R2D CONN	SATA_90D	SATA3_PCH_TX	SATA HDD R2D RC N	41
SATA HDD D2R CONN	SATA_90D	SATA3_PCH_TX	SATA HDD D2R RC P	41
SATA HDD D2R CONN	SATA_90D	SATA3_PCH_TX	SATA HDD D2R RC N	41
PCH SATA_ICOMP	SATA_90D	SATA_ICOMP	PCH SATAICOMP	16
USB HUB1 UP	USB_85D	USB	USB HUB UP P	18 25
USB HUB1 UP	USB_85D	USB	USB HUB UP N	18 25
USB EXTA	USB_85D	USB	USB EXTA P	18 42
USB EXTA	USB_85D	USB	USB EXTA N	18 42
USB EXTB	USB_85D	USB	USB EXTB MUX P	25 43
USB EXTB	USB_85D	USB	USB EXTB MUX N	25 43
USB EXTA MIXED F P	USB_85D	USB	USB EXTA MIXED F P	42
USB EXTA MIXED F N	USB_85D	USB	USB EXTA MIXED F N	42
USB EXTB F P	USB_85D	USB	USB EXTB F P	43
USB EXTB F N	USB_85D	USB	USB EXTB F N	43
USB EXTA MIXED N	USB_85D	USB	USB EXTA MIXED N	42
USB EXTD XHCI P	USB_85D	USB	USB EXTD XHCI P	8 18
USB EXTD XHCI N	USB_85D	USB	USB EXTD XHCI N	8 18
USB EXTB XHCI P	USB_85D	USB	USB EXTB XHCI P	18 25
USB EXTB XHCI N	USB_85D	USB	USB EXTB XHCI N	18 25
USB EXTB XHCI P	USB_85D	USB	USB EXTB XHCI P	18 25
USB EXTB XHCI N	USB_85D	USB	USB EXTB XHCI N	18 25
USB3 EXTA RX P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA RX P	18 42
USB3 EXTA RX N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA RX N	18 42
USB3 EXTA TX P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA TX P	18 42
USB3 EXTA TX N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA TX N	18 42
USB3 EXTB RX P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB RX P	18 43
USB3 EXTB RX N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB RX N	18 43
USB3 EXTB TX P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB TX P	18 43
USB3 EXTB TX N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB TX N	18 43
USB3 EXTA RX F P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA RX F P	42
USB3 EXTA RX F N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA RX F N	42
USB3 EXTA TX F P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA TX F P	42
USB3 EXTA TX F N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA TX F N	42
USB3 EXTB RX F P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB RX F P	43
USB3 EXTB RX F N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB RX F N	43
USB3 EXTB TX F P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB TX F P	43
USB3 EXTB TX F N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB TX F N	43
USB3 EXTA TX C P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA TX C P	42
USB3 EXTA TX C N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTA TX C N	42
USB3 EXTB TX C P	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB TX C P	43
USB3 EXTB TX C N	USB3_PCH_TX	USB3_PCH_TX	USB3 EXTB TX C N	43
USB SMC P	USB_85D	USB	USB SMC P	8 45
USB SMC N	USB_85D	USB	USB SMC N	8 45
USB EXTC P	USB_85D	USB	USB EXTC P	8 18
USB EXTC N	USB_85D	USB	USB EXTC N	8 18
USB CAMERA P	USB_85D	USB	USB CAMERA P	18 32
USB CAMERA N	USB_85D	USB	USB CAMERA N	18 32
USB CAMERA CONN P	USB_85D	USB	USB CAMERA CONN P	6 32
USB CAMERA CONN N	USB_85D	USB	USB CAMERA CONN N	6 32
USB BT P	USB_85D	USB	USB BT P	8 32
USB BT N	USB_85D	USB	USB BT N	8 32
USB BT CONN P	USB_85D	USB	USB BT CONN P	6 32
USB BT CONN N	USB_85D	USB	USB BT CONN N	6 32
USB TPAD P	USB_85D	USB	USB TPAD P	8 53
USB TPAD N	USB_85D	USB	USB TPAD N	8 53
USB IR P	USB_85D	USB	USB IR P	8 44
USB IR N	USB_85D	USB	USB IR N	8 44
PCH USB_RBIAIS	PCH_USB_RBIAIS	PCH_USB_RBIAIS	PCH USB_RBIAIS	18
PCH CLK100M PCH P	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M PCH P	16
PCH CLK100M PCH N	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M PCH N	16
PCH CLK96M DOT P	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT P	16
PCH CLK96M DOT N	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT N	16
PCH CLK100M SATA P	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA P	16
PCH CLK100M SATA N	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA N	16
PCH CLK14P3M REPCLK	CLK_PCIE_90D	CLK_PCIE	PCH CLK14P3M REPCLK	16
PCH CLK33M PCII	CLK_PCIE_90D	CLK_PCIE	PCH CLK33M PCII	16 24

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011
PAGE TITLE

PCH Constraints 1

Apple Inc. DRAWING NUMBER 051-9058 SIZE D
REVISION 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH
PAGE 102 OF 109
SHEET 80 OF 86

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCI-Express Signal Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_T29_TX2TX	*	=3x_DIELECTRIC	?
PCIE_T29_TX2RX	*	=4x_DIELECTRIC	?
PCIE_T29_RX2RX	*	=3x_DIELECTRIC	?
PCIE_T29_RX2TX	*	=4x_DIELECTRIC	?
PCIE_T29_2OTHER	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_T29_TX	*_TX	*	PCIE_T29_TX2TX
PCIE_T29_TX	*_RX	*	PCIE_T29_TX2RX
PCIE_T29_RX	*_RX	*	PCIE_T29_RX2RX
PCIE_T29_RX	*_TX	*	PCIE_T29_RX2TX
PCIE_T29_TX	*	*	PCIE_T29_2OTHER
PCIE_T29_RX	*	*	PCIE_T29_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
LPC_AD	LPC_50S	LPC	LPC AD<3..0>
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L
LPC_RESET_L	LPC_50S	LPC	LPC RESET L
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC CLK33M LPCPLUS
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA
SMBUS_PCH_0_CLK	SMB_50S	SMB	SMB_PCH_0_CLK
SMBUS_PCH_0_DATA	SMB_50S	SMB	SMB_PCH_0_DATA
SMBUS_SMC_R_SD_SCI	SMB_50S	SMB	SMB_PCH_1_CLK
SMBUS_SMC_R_SD_SDA	SMB_50S	SMB	SMB_PCH_1_DATA
HDA_BIT_CLK	HDA_50S	HDA	HDA BIT CLK
HDA_BIT_CLK_R	HDA_50S	HDA	HDA BIT CLK R
HDA_SYNC	HDA_50S	HDA	HDA SYNC
HDA_SYNC_R	HDA_50S	HDA	HDA SYNC R
HDA_RST_L	HDA_50S	HDA	HDA_RST_L
HDA_RST_L	HDA_50S	HDA	HDA_RST_L
HDA_SDINO	HDA_50S	HDA	HDA_SDINO
HDA_SDI_R	HDA_50S	HDA	AUD_SDI_R
HDA_SDOUR	HDA_50S	HDA	HDA_SDOUR
HDA_SDOUR_R	HDA_50S	HDA	HDA_SDOUR_R
PM_SLOW_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK
SPI_CLK	SPI_50S	SPI	SPI_CLK_R
SPI_CLK	SPI_50S	SPI	SPI_CLK
SPI_MOSI	SPI_50S	SPI	SPI_MOSI_R
SPI_MOSI	SPI_50S	SPI	SPI_MOSI
SPI_MISO	SPI_50S	SPI	SPI_MISO
SPI_CS0_R_L	SPI_50S	SPI	SPI_CS0_R_L
SPI_CS0_L	SPI_50S	SPI	SPI_CS0_L
SPI_MLB_CLK	SPI_50S	SPI	SPI_MLB_CLK
SPI_MLB_CS_L	SPI_50S	SPI	SPI_MLB_CS_L
SPI_MLB_MOSI	SPI_50S	SPI	SPI_MLB_MOSI
SPI_MLB_MISO	SPI_50S	SPI	SPI_MLB_MISO
SPI_SMC_MISO	SPI_50S	SPI	SPI_SMC_MISO
SPI_SMC_MOSI	SPI_50S	SPI	SPI_SMC_MOSI
SPI_SMC_CLK	SPI_50S	SPI	SPI_SMC_CLK
SPI_SMC_CS_L	SPI_50S	SPI	SPI_SMC_CS_L
PCIE_ENET_R2D_P	PCIE_85D	PCIE_PCH_TX	PCIE_ENET_R2D_P
PCIE_ENET_R2D_N	PCIE_85D	PCIE_PCH_TX	PCIE_ENET_R2D_N
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE_PCH_TX	PCIE_ENET_R2D_C_P
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE_PCH_TX	PCIE_ENET_R2D_C_N
PCIE_ENET_D2R_P	PCIE_85D	PCIE_PCH_BX	PCIE_ENET_D2R_P
PCIE_ENET_D2R_N	PCIE_85D	PCIE_PCH_BX	PCIE_ENET_D2R_N
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE_PCH_BX	PCIE_ENET_D2R_C_P
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE_PCH_BX	PCIE_ENET_D2R_C_N
PCIE_AP_R2D_P	PCIE_85D	PCIE_PCH_TX	PCIE_AP_R2D_P
PCIE_AP_R2D_N	PCIE_85D	PCIE_PCH_TX	PCIE_AP_R2D_N
PCIE_AP_R2D_C_P	PCIE_85D	PCIE_PCH_TX	PCIE_AP_R2D_C_P
PCIE_AP_R2D_C_N	PCIE_85D	PCIE_PCH_TX	PCIE_AP_R2D_C_N
PCIE_AP_D2R_P	PCIE_85D	PCIE_PCH_BX	PCIE_AP_D2R_P
PCIE_AP_D2R_N	PCIE_85D	PCIE_PCH_BX	PCIE_AP_D2R_N
PCIE_FW_R2D_P	PCIE_85D	PCIE_PCH_TX	PCIE_FW_R2D_P
PCIE_FW_R2D_N	PCIE_85D	PCIE_PCH_TX	PCIE_FW_R2D_N
PCIE_FW_R2D_C_P	PCIE_85D	PCIE_PCH_TX	PCIE_FW_R2D_C_P
PCIE_FW_R2D_C_N	PCIE_85D	PCIE_PCH_TX	PCIE_FW_R2D_C_N
PCIE_FW_D2R_P	PCIE_85D	PCIE_PCH_BX	PCIE_FW_D2R_P
PCIE_FW_D2R_N	PCIE_85D	PCIE_PCH_BX	PCIE_FW_D2R_N
PCIE_FW_D2R_C_P	PCIE_85D	PCIE_PCH_BX	PCIE_FW_D2R_C_P
PCIE_FW_D2R_C_N	PCIE_85D	PCIE_PCH_BX	PCIE_FW_D2R_C_N
PCIE_AP_D2R_PI_P	PCIE_85D	PCIE_PCH_BX	PCIE_AP_D2R_PI_P
PCIE_AP_D2R_PI_N	PCIE_85D	PCIE_PCH_BX	PCIE_AP_D2R_PI_N
PCIE_AP_R2D_PI_P	PCIE_85D	PCIE_PCH_BX	PCIE_AP_R2D_PI_P
PCIE_AP_R2D_PI_N	PCIE_85D	PCIE_PCH_BX	PCIE_AP_R2D_PI_N
PEG_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P
PEG_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N
PCIE_CLK100M_ENET_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_ENET_P
PCIE_CLK100M_ENET_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_ENET_N
PCIE_CLK100M_AP_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P
PCIE_CLK100M_AP_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N
PCIE_CLK100M_FW_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_FW_P
PCIE_CLK100M_FW_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_FW_N
PCIE_CLK100M_EXCARD_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_EXCARD_P
PCIE_CLK100M_EXCARD_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_EXCARD_N
PCH_VSS_NCTF<1>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<1>
PCH_VSS_NCTF<2>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<2>
PCH_VSS_NCTF<5>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<5>
TP_PCH_VSS_NCTF<7>	GPU_2704S	GPU_COMP	TP_PCH_VSS_NCTF<7>
PCH_VSS_NCTF<9>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<9>
PCH_VSS_NCTF<9>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<9>
PCH_VSS_NCTF<11>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<11>
PCH_VSS_NCTF<12>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<12>
PCH_VSS_NCTF<15>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<15>
PCH_VSS_NCTF<17>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<17>
PCH_VSS_NCTF<19>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<19>
PCH_VSS_NCTF<21>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<21>
PCH_VSS_NCTF<22>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<22>
PCH_VSS_NCTF<25>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<25>
PCH_VSS_NCTF<27>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<27>
PCH_VSS_NCTF<29>	GPU_2704S	GPU_COMP	PCH_VSS_NCTF<29>

Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DP_EXTA_ML	DP_85D	DP_PCH_TX	DP_EXTA_ML_C_P<3..0>
DP_EXTA_ML	DP_85D	DP_PCH_TX	DP_EXTA_ML_C_N<3..0>
DP_EXTA_ML	DP_85D	DP_PCH_TX	DP_EXTA_ML_P<3..0>
DP_EXTA_ML	DP_85D	DP_PCH_TX	DP_EXTA_ML_N<3..0>
DP_EXTA_AUXCH	DP_85D	DP_PCH	DP_EXTA_AUXCH_C_P
DP_EXTA_AUXCH	DP_85D	DP_PCH	DP_EXTA_AUXCH_C_N
DP_EXTA_AUXCH	DP_85D	DP_PCH	DP_EXTA_AUXCH_P
DP_EXTA_AUXCH	DP_85D	DP_PCH	DP_EXTA_AUXCH_N
PCIE_T29_R2D	PCIE_85D	PCIE_T29_BX	PCIE_T29_R2D_C_P<3..0>
PCIE_T29_R2D	PCIE_85D	PCIE_T29_BX	PCIE_T29_R2D_C_N<3..0>
PCIE_T29_R2D	PCIE_85D	PCIE_T29_BX	PCIE_T29_R2D_P<3..0>
PCIE_T29_R2D	PCIE_85D	PCIE_T29_BX	PCIE_T29_R2D_N<3..0>
PCIE_T29_D2R	PCIE_85D	PCIE_T29_TX	PCIE_T29_D2R_P<3..0>
PCIE_T29_D2R	PCIE_85D	PCIE_T29_TX	PCIE_T29_D2R_N<3..0>
PCIE_T29_D2R	PCIE_85D	PCIE_T29_TX	PCIE_T29_D2R_C_P<3..0>
PCIE_T29_D2R	PCIE_85D	PCIE_T29_TX	PCIE_T29_D2R_C_N<3..0>
PCIE_CLK100M_T29	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_T29_P
PCIE_CLK100M_T29	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_T29_N

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB
SYSCLK_CLK25M_SB_R	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB_R
SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET
SYSCLK_CLK25M_ENET_R	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET_R
SYSCLK_CLK25M_T29	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29
SYSCLK_CLK25M_T29_R	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29_R

SYNC MASTER=K901_MLS SYNC DATE=02/15/2011
PAGE TITLE

PCH Constraints 2

Apple Inc.

DRAWING NUMBER: 051-9058
REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: _____
PAGE: 103 OF 109
SHEET: 81 OF 86

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	5MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X		BCMS764_CLK25M_XTALI
ENET_50S	ENET_3X		BCMS764_CLK25M_XTALO
ENET_50S	ENET_3X		ENET_RESET_L
ENET_MDI	ENET_MDI		ENET_MDI_P<3..0>
ENET_MDI	ENET_MDI		ENET_MDI_N<3..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_CMD
ENET_CR_CLK	ENET_CR_DATA		ENET_CR_CLK
ENET_CR_DATA	ENET_CR_DATA		SDCONN_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		SDCONN_CMD
ENET_CR_CLK	ENET_CR_DATA		SDCONN_CLK
ENET_CR_CLK	ENET_CR_DATA		SDCONN_CLK_L

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_P0_TPA	FW_TP		FW_P0_TPA_P
FW_P0_TPA	FW_TP		FW_P0_TPA_N
FW_P0_TPB	FW_TP		FW_P0_TPB_P
FW_P0_TPB	FW_TP		FW_P0_TPB_N
FW_P1_TPA	FW_TP		FW_P1_TPA_P
FW_P1_TPA	FW_TP		FW_P1_TPA_N
FW_P1_TPB	FW_TP		FW_P1_TPB_P
FW_P1_TPB	FW_TP		FW_P1_TPB_N
Port 2 Not Used			

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Ethernet/FW Constraints			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 86	
IV ALL RIGHTS RESERVED			

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML C P<3..0>
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML C N<3..0>
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML P<3..0>
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML N<3..0>
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH C P
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH C N
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH P
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH N
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML C P<3..0>
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML C N<3..0>
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML P<3..0>
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML N<3..0>
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH C P
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH C N
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH P
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH N
DP T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
DP T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
DP T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
DP T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SCL
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SDA
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI_MOSI
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI_MISO
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI_CS_L
T29DP_80D	T29DP	T29DP	T29 R2D C P<3..0>
T29DP_80D	T29DP	T29DP	T29 R2D C N<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R P<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R N<3..0>

Only used on hosts supporting T29 video-in

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F P<1..0>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F N<1..0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C P<0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C N<0>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C P<1>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C N<1>
T29DP_100D	T29DP_100D	T29DP	T29DPA D2R1 AUXCH P
T29DP_100D	T29DP_100D	T29DP	T29DPA D2R1 AUXCH N
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML R P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C N
T29DP_80D	T29DP_80D	T29DP	T29DPA ML P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPA ML N<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPA ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPA ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP A EXT AUXCH P
T29DP_80D	T29DP_80D	T29DP	DP A EXT AUXCH N
T29_R2D2	T29DP_80D	T29DP	T29 R2D P<2>
T29_R2D2	T29DP_80D	T29DP	T29 R2D N<2>
T29_R2D3	T29DP_80D	T29DP	T29 R2D P<3>
T29_R2D3	T29DP_80D	T29DP	T29 R2D N<3>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F P<3..2>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F N<3..2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C P<2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C N<2>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C P<3>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C N<3>
T29DPB_D2R3_AUXCH	T29DP_100D	T29DP	T29DPB D2R3 AUXCH P
T29DPB_D2R3_AUXCH	T29DP_100D	T29DP	T29DPB D2R3 AUXCH N
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML R P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH N
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C N
T29DP_80D	T29DP_80D	T29DP	T29DPB ML P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPB ML N<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPB ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPB ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP B EXT AUXCH P
T29DP_80D	T29DP_80D	T29DP	DP B EXT AUXCH N

Only used on dual-port hosts.

SYNC MASTER=K901_MLS SYNC DATE=02/15/2011

T29 Constraints

Apple Inc. DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 105 OF 109 SHEET: 83 OF 86

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_TYPE	SIZE
	PHYSICAL	SPACING		
SMBUS_SMC_A_G3_SCL	SMB_50G	CHGR	SMBUS_SMC_2_G3_SCL	6 45 48
SMBUS_SMC_A_G3_SDA	SMB_50G	CHGR	SMBUS_SMC_2_G3_SDA	6 45 48
SMBUS_SMC_B_G0_SCL	SMB_50G	CHGR	SMBUS_SMC_1_G0_SCL	45 48
SMBUS_SMC_B_G0_SDA	SMB_50G	CHGR	SMBUS_SMC_1_G0_SDA	45 48
SMBUS_SMC_D_G0_SCL	SMB_50G	CHGR	SMBUS_SMC_0_G0_SCL	45 48
SMBUS_SMC_D_G0_SDA	SMB_50G	CHGR	SMBUS_SMC_0_G0_SDA	45 48
SMBUS_SMC_H0A_SCL	SMB_50G	CHGR	SMBUS_SMC_5_G3_SCL	6 45 48
SMBUS_SMC_H0A_SDA	SMB_50G	CHGR	SMBUS_SMC_5_G3_SDA	6 45 48
SMBUS_SMC_MONET_SCL	SMB_50G	CHGR	SMBUS_SMC_3_SCL	45 48
SMBUS_SMC_MONET_SDA	SMB_50G	CHGR	SMBUS_SMC_3_SDA	45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_TYPE	SIZE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	64
	1TO1_DIFFPAIR		CHGR_CSI_N	64
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	64
	1TO1_DIFFPAIR		CHGR_CSO_N	64

D

D

C


C

B

B

A

A

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 109
		SHEET	84 OF 86

8

7

6

5

4

3

2

1

K90i Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL3, ISL4, ISL9, ISL10, ISL11, ISL12, ISL13, ISL14, ISL15, ISL16, ISL17, ISL18, ISL19, ISL20, ISL21, ISL22, ISL23, ISL24, ISL25, ISL26, ISL27, ISL28, ISL29, ISL30, ISL31, ISL32, ISL33, ISL34, ISL35, ISL36, ISL37, ISL38, ISL39, ISL40, ISL41, ISL42, ISL43, ISL44, ISL45, ISL46, ISL47, ISL48, ISL49, ISL50, ISL51, ISL52, ISL53, ISL54, ISL55, ISL56, ISL57, ISL58, ISL59, ISL60, ISL61, ISL62, ISL63, ISL64, ISL65, ISL66, ISL67, ISL68, ISL69, ISL70, ISL71, ISL72, ISL73, ISL74, ISL75, ISL76, ISL77, ISL78, ISL79, ISL80, ISL81, ISL82, ISL83, ISL84, ISL85, ISL86, ISL87, ISL88, ISL89, ISL90, ISL91, ISL92, ISL93, ISL94, ISL95, ISL96, ISL97, ISL98, ISL99, ISL100				ISL3, ISL4, ISL9, ISL10, ISL11, ISL12, ISL13, ISL14, ISL15, ISL16, ISL17, ISL18, ISL19, ISL20, ISL21, ISL22, ISL23, ISL24, ISL25, ISL26, ISL27, ISL28, ISL29, ISL30, ISL31, ISL32, ISL33, ISL34, ISL35, ISL36, ISL37, ISL38, ISL39, ISL40, ISL41, ISL42, ISL43, ISL44, ISL45, ISL46, ISL47, ISL48, ISL49, ISL50, ISL51, ISL52, ISL53, ISL54, ISL55, ISL56, ISL57, ISL58, ISL59, ISL60, ISL61, ISL62, ISL63, ISL64, ISL65, ISL66, ISL67, ISL68, ISL69, ISL70, ISL71, ISL72, ISL73, ISL74, ISL75, ISL76, ISL77, ISL78, ISL79, ISL80, ISL81, ISL82, ISL83, ISL84, ISL85, ISL86, ISL87, ISL88, ISL89, ISL90, ISL91, ISL92, ISL93, ISL94, ISL95, ISL96, ISL97, ISL98, ISL99, ISL100			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	-55_OHM_SE	-50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.080 MM	0.080 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.165 MM			
40_OHM_SE	ISL10	N	0.126 MM	0.126 MM	-STANDARD	-STANDARD	-STANDARD
40_OHM_SE	ISL3, ISL4, ISL9	Y	0.126 MM	0.126 MM	-STANDARD	-STANDARD	-STANDARD
40_OHM_SE	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.190 MM	0.1 MM			
37_OHM_SE	ISL10	N	0.145 MM	0.1 MM	-STANDARD	-STANDARD	-STANDARD
37_OHM_SE	ISL3, ISL4, ISL9	Y	0.145 MM	0.1 MM	-STANDARD	-STANDARD	-STANDARD
37_OHM_SE	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
274_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
274_OHM_SE	*	Y	0.235 MM	0.2 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.070 MM	0.070 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	ISL10	N	0.140 MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.1 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.111 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.068 MM	0.068 MM		0.250 MM	0.250 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.068 MM	0.068 MM		0.250 MM	0.250 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.081 MM	0.081 MM		0.250 MM	0.250 MM

NOTE: These are Intel recommended impedances for PEG, unused on K90i.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.145 MM			
48_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
6X_DIELECTRIC	*	0.420 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	-85_OHM_DIFF	-85_OHM_DIFF	-85_OHM_DIFF	-85_OHM_DIFF	-85_OHM_DIFF	-85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	-90_OHM_DIFF	-90_OHM_DIFF	-90_OHM_DIFF	-90_OHM_DIFF	-90_OHM_DIFF	-90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

SYNC MASTER=K90I_MLS		SYNC DATE=02/15/2011	
PCB Rule Definitions			
DRAWING NUMBER		051-9058	
REVISION		6.0.0	
BRANCH			
PAGE		109 OF 109	
SHEET		86 OF 86	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			