

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
6	0001395489	ENGINEERING RELEASED	2012-03-13

SCHEM, MLB, J30

03/12/12

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	K901_MLB	02/15/2011
2	2	System Block Diagram	MASTER	02/15/2011
3	3	Revision History	K20A_MLB	03/26/2009
4	4	Revision History	K901_MLB	02/15/2011
5	5	BOM Configuration	K901_MLB	02/15/2011
6	7	FUNC TEST	K901_MLB	02/15/2011
7	8	Power Aliases	K901_MLB	02/15/2011
8	9	Signal Aliases	K901_MLB	02/15/2011
9	10	CPU DMI/PEG/FDI/RSVD	MASTER	02/15/2011
10	11	CPU CLOCK/MISC/JTAG	MASTER	02/15/2011
11	12	CPU DDR3 INTERFACES	MASTER	02/15/2011
12	13	CPU POWER	MASTER	02/15/2011
13	14	CPU GROUNDS	MASTER	02/15/2011
14	16	CPU DECOUPLING-I	JACK_J30	09/27/2011
15	17	CPU DECOUPLING-II	MASTER	02/15/2011
16	18	PCH SATA/PCIe/CLK/LPC/SPI	J31_MLB	06/13/2011
17	19	PCH DMI/FDI/PM/Graphics	J31_MLB	06/13/2011
18	20	PCH PCI/USB/TP/RSVD	J31_MLB	06/13/2011
19	21	PCH GPIO/MISC/NCTF	J31_MLB	06/13/2011
20	22	PCH POWER	J31_MLB	06/13/2011
21	23	PCH GROUNDS	J31_MLB	06/13/2011
22	24	PCH DECOUPLING	K901_MLB	02/15/2011
23	25	CPU & PCH XDP	J31_MLB	06/13/2011
24	26	Chipset Support	K901_MLB	02/15/2011
25	27	USB HUB & MUX	LINDA_J30	09/19/2011
26	28	CPU Memory S3 Support	K901_MLB	02/15/2011
27	29	DDR3 SO-DIMM Connector A	K901_MLB	02/15/2011
28	30	DDR3 Byte/Bit Swaps	K901_MLB	02/15/2011
29	31	DDR3 SO-DIMM Connector B	K901_MLB	02/15/2011
30	33	SD Card Connector	YONAS_J30	11/03/2011
31	34	DDR3/FRAMEBUF VREF MARGINING	J31_MLB	06/13/2011
32	35	X19/ALS/CAMERA CONNECTOR	K901_MLB	02/15/2011
33	36	T29 Host (1 of 2)	K901_MLB	02/15/2011
34	37	T29 Host (2 of 2)	K901_MLB	02/15/2011
35	38	T29 Power Support	K901_MLB	02/15/2011
36	39	ETHERNET PHY (CAESAR IV)	J31_MLB	06/15/2011
37	40	Ethernet Connector	K901_MLB	02/15/2011
38	41	FireWire LLC/PHY (FW643E)	K901_MLB	02/15/2011
39	42	FireWire Port & PHY Power	K901_MLB	06/23/2011
40	43	FireWire Connector	K901_MLB	02/15/2011
41	45	SATA/IR/SIL Connectors	YONAS_J30	11/08/2011
42	46	External A USB3 Connector	J31_MLB	07/08/2011
43	47	External B USB3 Connector	J31_MLB	07/08/2011
44	48	Front Flex Support	K901_MLB	02/15/2011
45	49	SMC	YONAS_J30	12/21/2011


Page	(.cna)	Contents	Sync	Date
46	50	SMC Support	YONAS_J30	01/02/2012
47	51	LPC+SPI Debug Connector	J31_MLB	06/15/2011
48	52	SMBus Connections	K901_MLB	02/15/2011
49	53	Power Sensors: Load Side	LINDA_J30	09/28/2011
50	54	Power Sensors: High Side	YONAS_J30	11/03/2011
51	55	Thermal Sensors	YONAS_J30	08/01/2011
52	56	Fan	K901_MLB	02/15/2011
53	57	WELLSRING 1	J31_MLB	07/01/2011
54	58	WELLSRING 2	JACK_J30	09/28/2011
55	59	Digital Accelerometer	K901_MLB	02/15/2011
56	61	SPI ROM	K901_MLB	02/15/2011
57	62	AUDIO: CODEC/REGULATOR	KAVITHA_J30	07/25/2011
58	64	AUDIO: DETECT/MIC BIAS	DIRK_J30	02/16/2012
59	65	AUDIO: HEADPHONE FILTER	KAVITHA_J30	07/25/2011
60	66	AUDIO: SPEAKER AMP	KAVITHA_J30	07/25/2011
61	67	AUDIO: JACK	DIRK_J30	11/10/2011
62	68	AUDIO:Jack Translators	DIRK_J30	02/20/2012
63	69	DC-In & Battery Connectors	JACK_J30	07/29/2011
64	70	PBus Supply & Battery Charger	JACK_J30	09/27/2011
65	71	System Agent Supply	JACK_J30	09/28/2011
66	72	5V/3.3V SUPPLY	JACK_J30	08/22/2011
67	73	1.5V DDR3 Supply	JACK_J30	07/28/2011
68	74	CPU IMVP7 & AXG VCore Regulator	JACK_J30	08/03/2011
69	75	CPU IMVP7 & AXG VCore Output	JACK_J30	07/28/2011
70	76	CPUVCCIO (1.05V) Power Supply	JACK_J30	09/28/2011
71	77	Misc Power Supplies	JACK_J30	07/28/2011
72	78	Power FETs	K901_MLB	02/15/2011
73	79	Power Control 1/ENABLE	K901_MLB	02/15/2011
74	90	LVDS CONNECTOR	K901_MLB	02/15/2011
75	93	DisplayPort/T29 A MUXing	K901_MLB	02/15/2011
76	94	Thunderbolt Connector A	K901_MLB	02/15/2011
77	97	LCD Backlight Driver	J31_MLB	07/08/2011
78	100	CPU Constraints	K901_MLB	02/15/2011
79	101	Memory Constraints	K901_MLB	02/15/2011
80	102	PCH Constraints 1	K901_MLB	02/15/2011
81	103	PCH Constraints 2	K901_MLB	02/15/2011
82	104	Ethernet/FW Constraints	K901_MLB	02/15/2011
83	105	T29 Constraints	K901_MLB	02/15/2011
84	106	SMC Constraints	K901_MLB	02/15/2011
85	108	Project Specific Constraints	K901_MLB	02/15/2011
86	109	PCB Rule Definitions	K901_MLB	02/15/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9058	1	SCHEM, MLB, J30	SCH	CRITICAL	
820-3115	1	PCBF, MLB, J30	PCB	CRITICAL	


DRAWING TITLE=MLB
 ABBREV=DRAWING
 LAST_MODIFIED=06 Nov 13 14:00:17 2012

DRAWING TITLE		SCHEM, MLB, J30	
DRAWING NUMBER		051-9058	SIZE D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 86	
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9058	D
		REVISION	6.0.0
		BRANCH	
		PAGE	2 OF 109
		SHEET	2 OF 86

J30 POWER SYSTEM ARCHITECTURE



www.qdzbwx.com

SYNC MASTER=K20A MLB SYNC DATE=03/26/2009

Revision History		
Apple Inc.	DRAWING NUMBER	051-9058
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		3 OF 86
IV ALL RIGHTS RESERVED		

8

7

6

5

4

3

2

1

PROTO:

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Revision History			
 Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 109
		SHEET	4 OF 86

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
607-8895	CMN PTS,PCBA,MLB,J30	J30_COMMON,FET_PAIR
085-3092	J30 MLB DEVELOPMENT BOM	J30_DEVEL:ENG
607-8721	POWER FETS PAIR,FAIRCHILD,DDR,J30	DDR_POWER_FET:FAIR
607-8722	POWER FETS PAIR,FAIRCHILD,5V_S3,J30	5V_S3_POWER_FET:FAIR
607-8723	POWER FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CHARGER_POWER_FET:FAIR
607-9309	POWER FETS PAIR,RENESAS,DDR,J30	DDR_POWER_FET:REN
607-9310	POWER FETS PAIR,RENESAS,5V_S3,J30	5V_S3_POWER_FET:REN
607-9311	POWER FETS PAIR,RENESAS,PBUS_CHARGER,J30	CHARGER_POWER_FET:REN
639-3752	PCBA,MLB,MOL,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:MOLEX,EEEE_F1YK
639-3756	PCBA,MLB,HYB,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:HYBRID,EEEE_F1YH
639-3753	PCBA,MLB,FOX,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:FOXCONN,EEEE_F1YL
639-3755	PCBA,MLB,HYB,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:HYBRID,EEEE_F1YJ
639-3751	PCBA,MLB,MOL,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:MOLEX,EEEE_F1YM
639-3754	PCBA,MLB,FOX,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:FOXCONN,EEEE_F1YG

J30 BOM GROUPS

BOM GROUP	BOM OPTIONS
J30_COMMON	ALTERNATE,COMMON,J30_COMMON1,J30_COMMON2,J30_DEBUG:ENG,J30_PROGPARTS,T29BST:Y,TBTHV:P15V
J30_COMMON1	BATT_3S,CPUMEM_50,USBHUB2513B,HUB_3NONREM,T29:YES,SDRV_PD,SDRV12C:MCU,AXG_PHASE1,BTPWR:S4,UV_GLUE_J30
J30_COMMON2	MIKEY,TPAD:82,RAMCFG_SLOT
J30_PROGPARTS	BOOTROM_PROG,SMC_PROG,TPAD_PROG,ENET_PROG,T29ROM:PROG,T29MCU:PROG
J30_DEVEL:ENG	BKLT:ENG,XDP_CONN,XDP_CPU:BFM,XDP_PCH,LPCPLUS_CONN:YES,LOADISNS:YES,DDRREF_DAC,S0G000D_1SL
J30_DEVEL:PVT	LPCPLUS_CONN:YES,XDP_CONN
J30_DEBUG:ENG	DEVEL_BOM,MOJO:YES,XDP,LPCPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO_DAC
J30_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,MOJO:YES,XDP,LPCPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2514B
J30_DEBUG:PROD	BKLT:PROD,MOJO:YES,XDP,LPCPLUS_R:YES,LOADISNS:NO,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2513B

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784113	1	IC,IVB,2C,35W,1023BGA	U1000	CRITICAL	CPU_IVB_2C
33784264	1	IVB,S ROHS,PRO,L1,2.5,35W,2+2,1.1,3M,BGA	U1000	CRITICAL	CPU_2_5GHZ
33784265	1	IVB,S ROHS,PRO,L1,2.9,35W,2+2,1.25,4M,BGA	U1000	CRITICAL	CPU_2_9GHZ
33784269	1	PANTHERPOINT,C1,SL78C,PRO,8D2HM77	U1800	CRITICAL	
34380534	1	IC,BCM57765B0,ENET&SD,8X8	U3900	CRITICAL	
33880753	1	IC,FW436,1394B,REV/0001,LINE/PC1-8.12	U4100	CRITICAL	
33881072	1	IC,T29,PRO,S LJ3Y,FCBGA,15x15MM,C1	U3600	CRITICAL	T29:YES
35383055	1	IC,P13VEDP212,X2 DISPLAYPORT 2:1 MUX,QFN	U9390	CRITICAL	
946-3827	1	J30 MLB DYMAX ADHESIVE 29993-8C 0.48G	UV_GLUE_J30	CRITICAL	UV_GLUE_J30
51680806	1	CONN,204P,SODIMM,SOCKET,DDR3,3RAM,BGA,FOXCONN	J3100	CRITICAL	SODIMM:FOXCONN
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:FOXCONN
51680805	1	CONN,204P,SODIMM,SOCKET,DDR3,3RAM,BGA,MOLEX	J3100	CRITICAL	SODIMM:MOLEX
516-0245	1	CONN,204P,SODIMM,DDR3,P=0.6MM,MOLEX	J2900	CRITICAL	SODIMM:MOLEX
51680805	1	CONN,204P,SODIMM,SOCKET,DDR3,3RAM,BGA,MOLEX	J3100	CRITICAL	SODIMM:HYBRID
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:HYBRID

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F1YG]	CRITICAL	EEEE_F1YG
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F1YH]	CRITICAL	EEEE_F1YH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F1YJ]	CRITICAL	EEEE_F1YJ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F1YK]	CRITICAL	EEEE_F1YK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F1YL]	CRITICAL	EEEE_F1YL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F1YM]	CRITICAL	EEEE_F1YM

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33580862	1	IC,FLASH,SERIAL,SPI,1MBIT,2V7,REV F	U3990	CRITICAL	ENET_BLANK
34183096	1	IC ENET,1:1MBITFLASH,CIV REV01,K9X	U3990	CRITICAL	ENET_PROG
33580550	1	IC,EEPROM,SERIAL,SPI,4Kx8,1.8V,MLP8,LF	U3690	CRITICAL	T29ROM:BLANK
34183430	1	IC,T29 EEPROM,L,R,J30/J31	U3690	CRITICAL	T29ROM:PROG
33783997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK
34183365	1	IC,PROGRAMMABLE,PORT MCU,K901A,K91A,K92A	U9330	CRITICAL	T29MCU:PROG
33881098	1	IC,SMC12-A3,40MHZ/50MIPS MCU,9x9,157BGA	U4900	CRITICAL	SMC_BLANK
34183300	1	IC,SMC,EXTERNAL,FSB,A3,J30	U4900	CRITICAL	SMC_PROG
33580807	1	IC,SPI SER 50MHZ FLASH,64MBT,8SP,FUSE=1	U6100	CRITICAL	BOOTROM_BLANK
33580812	1	64 MBIT SPI SER DUAL I/O FLASH,801CS	U6100	CRITICAL	BOOTROM_BLANK
34183558	1	IC,EPI,V00C7,J30/J31	U6100	CRITICAL	BOOTROM_PROG
34182384	1	IR,ENCORE II,CYC763803-LQNC	U4800	CRITICAL	
34183522	1	IC,PSOC,TP/KB,J30/J31	U5701	CRITICAL	TPAD_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13880603	13880602		ALL	Murate alt to Samsung
15780058	15780084		ALL	Intel alt to the supplier
12880303	12880353		ALL	Intel alt to Samsung
13880676	13880691		ALL	Murate alt to Samsung
15280778	15280693		ALL	Cytech alt to Vishay
37680855	37681032		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37681017		ALL	Diodes alt to Toshiba
37680937	37680845		ALL	Fairchild alt to Renesas
37680777	37680761		ALL	ADM alt to Siliconix
37680957	37680958		ALL	Fairchild alt to Fairchild
37680953	37680958		ALL	Fairchild alt to Renesas
37780107	37780126		ALL	ONsemi alt to Samsung
37180709	37180652		ALL	NSP alt to Infineon
514-0788	514-0671		ALL	Amphenol (Littelfuse) alt to Avnet
607-9310	607-8722		ALL	Renesas alternate to Fairchild
607-9311	607-8723		ALL	Renesas alternate to Fairchild

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15281499	15280864		ALL	Colicraft alt to Murata
15281493	15281300		ALL	Colicraft alt to Murata
13880652	13880648		ALL	Samsung/Murate alt to Taijoo
13880684	13880660		ALL	Murate alt to Taijoo
15281512	15281295		ALL	Cytech alt to SAC
15281019	15281271		ALL	Cypress alt to TI
37681023	37680960		ALL	Siliconix alt to Renesas
35383312	35383055		ALL	NSP alt to Pericom
35383238	35381428		ALL	Intel alt to TI
35383519	35382179		ALL	Intel alt to TI
15580578	15580347		ALL	Taijoo alt to Murata
13880681	13880638		ALL	Taijoo alt to Samsung
13880671	13880673		ALL	Taijoo alt to Murata
37680903	37680796		ALL	Fairchild alt to Vishay
37780124	37780057		ALL	Amphenol alt to SAC
34183492	34183096		ALL	Numalink alt to Intel (EMT ROM)
37681053	37680604		ALL	Diodes alt to Fairchild
37681076	37680634		ALL	Diodes alt to Samsung

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3092	1	J30 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-8895	1	CMN PTS,PCBA,MLB,J30	CMNPTS	CRITICAL	J30_CMNPTS
607-8721	1	POWER_FETS PAIR,FAIRCHILD,DDR,J30	CSET1	CRITICAL	FET_PAIR
607-8722	1	POWER_FETS PAIR,FAIRCHILD,5V_S3,J30	CSET2	CRITICAL	FET_PAIR
607-8723	1	POWER_FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CSET3	CRITICAL	FET_PAIR

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

PAGE TITLE

BOM Configuration

Apple Inc. DRAWING NUMBER 051-9058 SIZE D

REVISION 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH

PAGE 5 OF 109

SHEET 5 OF 86

Functional Test Points

Fan Connectors

TRUE PPSV_S0 6 7
TRUE FAN_RT_PWM 52
TRUE FAN_RT_TACH 52
(NEED TO ADD 1 GND TP)

MIC FUNC_TEST

TRUE BI_MIC_LO 61 62
TRUE BI_MIC_HI 61 62
TRUE BI_MIC_SHIELD 61 62
(NEED TO ADD 1 GND TP)

SPEAKER FUNC_TEST

TRUE SPKRAMP_L_N_OUT 60 61 85
TRUE SPKRAMP_L_P_OUT 60 61 85
TRUE SPKRAMP_R_N_OUT 60 61 85
TRUE SPKRAMP_R_P_OUT 60 61 85
TRUE SPKRAMP_SUB_N_OUT 60 61 85
TRUE SPKRAMP_SUB_P_OUT 60 61 85

LVDS FUNC_TEST

TRUE PP3V3_LCDVDD_SW_F (NEED 2 TP) 6 74
TRUE PP3V3_S0_LCD_F 6 74
TRUE PPVOUT_SW_LCDBKLT (NEED 2 TP) 74 77
TRUE LVDS_DDC_CLK 8 74
TRUE LVDS_DDC_DATA 8 74
TRUE LVDS_IG_A_DATA_N<0> 17 74 80
TRUE LVDS_IG_A_DATA_P<0> 17 74 80
TRUE LVDS_IG_A_DATA_N<1> 17 74 80
TRUE LVDS_IG_A_DATA_P<1> 17 74 80
TRUE LVDS_IG_A_DATA_N<2> 17 74 80
TRUE LVDS_IG_A_DATA_P<2> 17 74 80
TRUE LVDS_CONN_A_CLK_F_N 74 85
TRUE LVDS_CONN_A_CLK_F_P 74 85
TRUE LED_RETURN_1 74 77
TRUE LED_RETURN_2 74 77
TRUE LED_RETURN_3 74 77
TRUE LED_RETURN_4 74 77
TRUE LED_RETURN_5 74 77
TRUE LED_RETURN_6 74 77
(NEED TO ADD 5 GND TP)

SATA ODD CONN

TRUE PPSV_SW_ODD (NEED 2 TP) 6 41
TRUE SMC_ODD_DETECT 41 45
TRUE SATA_ODD_D2R_C_P 41 85
TRUE SATA_ODD_D2R_C_N 41 85
TRUE SATA_ODD_R2D_P 41 80
TRUE SATA_ODD_R2D_N 41 80
TRUE SMC_SSD_TEMP_CTL_R 41 80
TRUE HDD_OOB_TEMP 41 80
(NEED TO ADD 3 GND TP)

SATA HDD/IR/SIL

TRUE PPSV_S0_HDD_FLT (NEED 2 TP) 6 41
TRUE SATA_HDD_R2D_P 41 80
TRUE SATA_HDD_R2D_N 41 80
TRUE SATA_HDD_D2R_C_P 41 80
TRUE SATA_HDD_D2R_C_N 41 80
TRUE SYS_LED_ANODE_R 41 44
TRUE IR_RX_OUT 41 44
TRUE SMC_SSD_THROTTLE_R 41 80
TRUE PPSV_S3_IR_R 41 80
(NEED TO ADD 3 GND TP)

BATT POWER CONN

TRUE SMBUS_SMC_5_G3_SCL 6 45 48 84
TRUE SMBUS_SMC_5_G3_SDA 6 45 48 84
TRUE SYS_DETECT_L 63
TRUE PVBAT_G3H_CONN (NEED 5 TP) 63 64
(NEED TO ADD 5 GND TP)

BIL CONN

TRUE PP3V42_G3H 6 7
TRUE SMBUS_SMC_5_G3_SCL 6 45 48 84
TRUE SMBUS_SMC_5_G3_SDA 6 45 48 84
TRUE SMC_BIL_BUTTON_L 45 46 63
TRUE SMC_LID_R 63
(NEED TO ADD 2 GND TP)

X19 CONN

TRUE PP3V3_WLAN (NEED 3 TP) 6 32 46
TRUE PCIE_AP_D2R_PI_P 32 81
TRUE PCIE_AP_D2R_PI_N 32 81
TRUE PCIE_AP_R2D_P 32 81
TRUE PCIE_AP_R2D_N 32 81
TRUE PCIE_CLK100M_AP_CONN_P 32 85
TRUE PCIE_CLK100M_AP_CONN_N 32 85
TRUE PP3V3_S3RS4_BT_F 32 32
TRUE PCIE_WAKE_L 17 24 32
TRUE USB_BT_CONN_P 17 24 32
TRUE USB_BT_CONN_N 32 80
TRUE AP_CLKREQ_Q_L 32 7
TRUE AP_RESET_CONN_L 32 7
TRUE AP_TEMP_SMB_SDA_R 32 7
TRUE AP_TEMP_SMB_SCL_R 32 7
TRUE WIFI_EVENT_L_R 32 7
(NEED TO ADD 5 GND TP)

IPD FLEX CONN

TRUE PP3V3_S4 6 7
TRUE PP18V5_Z2 6 54
TRUE Z2_CS_L 53 54
TRUE Z2_DEBUG3 53 54
TRUE Z2_MISO 53 54
TRUE Z2_SCLK 53 54
TRUE Z2_MOST 53 54
TRUE Z2_BOOST_EN 54
TRUE Z2_HOST_INTN 53 54
TRUE Z2_CLKIN 53 54
TRUE Z2_KEY_ACT_L 53 54
TRUE Z2_RESET 53 54
TRUE PSOC_MISO 53 54
TRUE PSOC_MOSI 53 54
TRUE PSOC_SCLK 53 54
TRUE SMBUS_SMC_2_S3_SCL 6 45 48 84
TRUE SMBUS_SMC_2_S3_SDA 6 45 48 84
TRUE PSOC_F_CS_L 53 54
TRUE PICKB_L 53 54
TRUE PPSV_S5_CUMULUS 54
(NEED TO ADD 2 GND TP)

KEYBOARD CONN

TRUE PP3V3_S4 6 7
TRUE PP3V42_G3H 6 7
TRUE WS_KBD1 53
TRUE WS_KBD2 53
TRUE WS_KBD3 53
TRUE WS_KBD4 53
TRUE WS_KBD5 53
TRUE WS_KBD6 53
TRUE WS_KBD7 53
TRUE WS_KBD8 53
TRUE WS_KBD9 53
TRUE WS_KBD10 53
TRUE WS_KBD11 53
TRUE WS_KBD12 53
TRUE WS_KBD13 53
TRUE WS_KBD14 53
TRUE WS_KBD15_CAP 53
TRUE WS_KBD16_NUM 53
TRUE WS_KBD17 53
TRUE WS_KBD18 53
TRUE WS_KBD19 53
TRUE WS_KBD20 53
TRUE WS_KBD21 53
TRUE WS_KBD22 53
TRUE WS_KBD23 53
TRUE WS_KBD_ONOFF_L 53
TRUE WS_LEFT_SHIFT_KBD 53
TRUE WS_LEFT_OPTION_KBD 53
TRUE WS_CONTROL_KBD 53
(NEED TO ADD 2 GND TP)

KBD BACKLIGHT CONN

TRUE KBDLED_ANODE 54
TRUE SMC_KBDLED_PRESENT_L 54
(NEED TO ADD 1 GND TP)

CAMERA/ALS CONN

TRUE PPSV_S3_ALSCAMERA_F 32
TRUE SMBUS_SMC_2_S3_SCL 6 45 48 84
TRUE SMBUS_SMC_2_S3_SDA 6 45 48 84
TRUE USB_CAMERA_CONN_P 32 80
TRUE USB_CAMERA_CONN_N 32 80
(NEED TO ADD 2 GND TP)

DEBUG VOLTAGE

TRUE PPVCORE_S0_CPU 7
TRUE PPVCORE_S0_AXG 7
TRUE PP1V2_S3_ENET_INTREG 71
TRUE PP1V05_S0 7
TRUE PP1V5_S3RS0 7 85
TRUE PP1V8_S0 7
TRUE PP3V3_S0 7 85
TRUE PPSV_S0 6 7
TRUE PP3V3_S3 7
TRUE PPSV_S3 7
TRUE PPVCCSA_S0_CPU 7
TRUE PP3V3_S5 7 85
TRUE PP3V42_G3H 6 7
TRUE PPBUS_G3H 7
TRUE PP3V3_ENET 7
TRUE PP3V3_WLAN 6 32 46
TRUE PPSV_SW_ODD 6 41
TRUE PP5V_S0_HDD_FLT 6 41
TRUE PP18V5_Z2 6 54
TRUE PP3V3_S0_LCD_F 6 74
TRUE PP3V3_LCDVDD_SW_F 6 74
TRUE PP4V5_AUDIO_ANALOG 57 62
TRUE PP1V5_S3 7
TRUE SMC_PM_G2_EN 45 73
TRUE PM_SLP_S4_L 17 26 32 45 73
TRUE PM_SLP_S3_L 8 17 26 45 73
(NEED TO ADD 6 GND TP)

DC POWER CONN

TRUE PP18V5_DCIN_FUSE 63
TRUE ADAPTER_SENSE 63
(NEED TO ADD 4 GND TP)

LPC+SPI DEBUG CONN

TRUE LPC_AD<0> 16 45 47 81
TRUE LPC_AD<1> 16 45 47 81
TRUE LPC_AD<2> 16 45 47 81
TRUE LPC_AD<3> 16 45 47 81
TRUE LPC_CLK33M_LPCPLUS 24 47 81
TRUE LPC_FRAME_L 16 45 47 81
TRUE LPC_PWRDWN_L 17 45 47
TRUE LPC_SERIRO 16 45 47
TRUE LPCPLUS_GPIO 19 47
TRUE LPCPLUS_RESET_L 24 47
TRUE PM_CLKRUN_L 17 45 47
TRUE PP3V42_G3H 6 7
TRUE PPSV_S0 6 7
TRUE SMC_RX_L 45 46 47
TRUE SMC_TCK 45 46 47
TRUE SMC_TDI 45 46 47
TRUE SMC_TDO 45 46 47
TRUE SMC_TMS 45 46 47
TRUE SMC_TX_L 45 46 47
TRUE SPI_ALT_CLK 47
TRUE SPI_ALT_CS_L 47
TRUE SPI_ALT_MISO 47
TRUE SPI_ALT_MOSI 47
TRUE SPIROM_USE_MLB 19 47 56
(NEED TO ADD 2 GND TP)

NC NO_TESTS

NO_TEST NC_NO_TESTS
TRUE NC_CRT_IG_BLUE 17
TRUE NC_CRT_IG_GREEN 17
TRUE NC_CRT_IG_RED 17
TRUE NC_CRT_IG_DDC_CLK 17
TRUE NC_CRT_IG_DDC_DATA 17
TRUE NC_CRT_IG_HSYNC 17
TRUE NC_CRT_IG_VSYNC 17
TRUE NC_LVDS_IG_CTRL_CLK 17
TRUE NC_LVDS_IG_CTRL_DATA 17
TRUE NC_PCH_LVDS_VBG 17
TRUE NC_HDA_SDIN1 16
TRUE NC_HDA_SDIN2 16
TRUE NC_HDA_SDIN3 16
TRUE NC_PCI_PME_L 16
TRUE NC_PCI_CLK33M_OUT3 16
TRUE NC_CLINK_CLK 16
TRUE NC_CLINK_DATA 16
TRUE NC_CLINK_RESET_L 16
TRUE NC_PCIE_CLK100M_PEBN 16
TRUE NC_PCIE_CLK100M_PEBP 16
TRUE NC_FW643_SDA 38
TRUE NC_FW643_SM 38
TRUE NC_FW643_TCK 38
TRUE NC_FW643_TMS 38
TRUE NC_FW643_FW620_L 38
TRUE NC_FW643_VBUF 38
TRUE NC_FW643_OCR10_CTL 38
TRUE NC_FW643_AVREG 38
TRUE NC_FW643_TDI 38
TRUE NC_TP_XDP_PCH_OBSFN_A<0..1> 23
TRUE NC_TP_XDP_PCH_OBSFN_B<0..1> 23
TRUE NC_TP_XDP_PCH_HOOK2 23
TRUE NC_TP_XDP_PCH_HOOK3 23
TRUE NC_TP_XDP_PCH_OBSFN_D<0..1> 23
TRUE NC_TP_XDP_PCH_HOOK4 23
TRUE NC_TP_XDP_PCH_HOOK5 23
TRUE NC_PCH_GPIO64_CLKOUTFLEX0 16
TRUE NC_PCH_GPIO65_CLKOUTFLEX1 16
TRUE NC_PCH_GPIO66_CLKOUTFLEX2 16
TRUE NC_PCH_GPIO67_CLKOUTFLEX3 16
NO_TEST NC_NO_TESTS
TRUE NC_FW2_TBPB 40
TRUE NC_FW2_TBPB 40
TRUE NC_FW2_TBPB 40
TRUE NC_FW2_TBPB 40
TRUE NC_FW0_TBPB 40
TRUE NC_FW0_TBPB 40
TRUE NC_FW0_TBPB 40
TRUE XDP_PCH_AP_PWR_EN 40
TRUE XDP_PCH_USB_HUB_SOFT_RST_L 40
TRUE XDP_PCH_SDCONN_STATE_RST_L 40
TRUE XDP_PCH_ENET_PWR_EN 40
TRUE XDP_PCH_SDCONN_DET_L 40
TRUE XDP_PCH_S5_PWRGD 23
TRUE XDP_PCH_PWRBTN_L 23
TRUE XDP_PCH_ISOLATE_CPU_MEM_L 40
TRUE XDP_FW_CLKREQ_L 40
TRUE XDP_AP_CLKREQ_L 40
TRUE XDP_PCH_AUD_IPHS_SWITCH_EN 40
TRUE NC_SDVO_TVCLKINN 17
TRUE NC_SDVO_TVCLKINP 17
TRUE NC_SDVO_STALLN 17
TRUE NC_SDVO_STALLP 17
TRUE NC_SDVO_INTN 17
TRUE NC_SDVO_INTP 17

TRUE TP_EDP_TX_P<0..3> 17
TRUE TP_EDP_TX_N<0..3> 17
TRUE TP_EDP_AUX_P 17
TRUE TP_EDP_AUX_N 17
TRUE TP_CPU_THERMDA 17
TRUE TP_CPU_THERMDC 17
TRUE TP_CPU_RSVD<30..45> 17
TRUE TP_CPU_RSVD<8..27> 17

TRUE PEG_R2D_C_P<0..7> 16
TRUE PEG_R2D_C_N<0..7> 16
TRUE PEG_D2R_P<0..7> 16
TRUE PEG_D2R_N<0..7> 16
TRUE PEG_R2D_CP<8..11> 16
TRUE PEG_R2D_CN<8..11> 16
TRUE PEG_D2R_P<8..11> 16
TRUE PEG_D2R_N<8..11> 16

TRUE NC_PCIE_CLK100M_PEA4 16
TRUE NC_PCIE_CLK100M_PEA5 16
TRUE NC_PCIE_CLK100M_PEA6 16
TRUE NC_PCIE_CLK100M_PEA7 16
TRUE NC_PCIE_CLK100M_PEB4 16
TRUE NC_PCIE_CLK100M_PEB5 16
TRUE NC_PCIE_CLK100M_PEB6 16
TRUE NC_PCIE_CLK100M_PEB7 16
TRUE NC_PCIE_CLK100M_PEB8 16

TRUE NC_PSO4_P1_3 53
TRUE NC_SATA_C_D2RN 16
TRUE NC_SATA_C_D2RP 16
TRUE NC_SATA_C_R2D_CN 16
TRUE NC_SATA_C_R2D_CP 16
TRUE NC_SATA_D_D2RN 16
TRUE NC_SATA_D_D2RP 16
TRUE NC_SATA_D_R2D_CN 16
TRUE NC_SATA_D_R2D_CP 16
TRUE NC_SATA_E_D2RN 16
TRUE NC_SATA_E_D2RP 16
TRUE NC_SATA_E_R2D_CN 16
TRUE NC_SATA_E_R2D_CP 16

TRUE NC_SATA_F_D2RN 16
TRUE NC_SATA_F_D2RP 16
TRUE NC_SATA_F_R2D_CN 16
TRUE NC_SATA_F_R2D_CP 16
TRUE NC_TBT_MONDC0 33
TRUE NC_TBT_MONDC1 33
TRUE NC_TBT_MONOBS 33
TRUE NC_TBT_MONOBSN 33
TRUE NC_DP_T29SRC_ML_CP<0..3> 33
TRUE NC_DP_T29SRC_ML_CN<0..3> 33
TRUE NC_DP_T29SRC_AUXCH_CP 33
TRUE NC_DP_T29SRC_AUXCH_CN 33

TRUE TP_T29_PCIE_RESET0_L 33 6
TRUE TP_T29_PCIE_RESET1_L 33 6
TRUE TP_T29_PCIE_RESET2_L 33 6
TRUE TP_T29_PCIE_RESET3_L 33 6


TRUE PCH_VSS_NCTF<1> 81
TRUE PCH_VSS_NCTF<2> 81
TRUE PCH_VSS_NCTF<5> 81
TRUE PCH_VSS_NCTF<9> 81
TRUE PCH_VSS_NCTF<11> 81
TRUE PCH_VSS_NCTF<12> 81

TRUE PCH_VSS_NCTF<15> 81
TRUE PCH_VSS_NCTF<17> 81
TRUE PCH_VSS_NCTF<19> 81
TRUE PCH_VSS_NCTF<19> 81
TRUE PCH_VSS_NCTF<21> 81
TRUE PCH_VSS_NCTF<25> 81
TRUE PCH_VSS_NCTF<27> 81
TRUE PCH_VSS_NCTF<29> 81

TRUE TP_LVDS_IG_B_CLKN 8
TRUE NC_LVDS_IG_B_CLKP 8
TRUE NC_LVDS_IG_BK1_PWM 8
TRUE SMC_BS_ALERT_L 8
TRUE NC_SMC_BS_ALERT_L 8

SYNC MASTER=K901_MLB
PAGE 1/1/1/1

FUNC TEST	
Apple Inc.	DRAWING NUMBER: 051-9058
REVISION: 6.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 7 OF 109	SHEET: 6 OF 86



SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

Power Aliases


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 8 OF 109 SHEET: 7 OF 86




HEATSINK STANDOFFS




FAN STANDOFF




MLB MOUNTING (TO C. BRACKET) SCREW HOLES




MLB MOUNTING (TO TOPCASE) SCREW HOLES



EMI IO (SHORT) POGO PINS



EMI TALL POGO PINS



TALL POGO PINS close to DIMM conn.




Table of CPU signals and connections including MEMVTT EN, DP EXTA ML C P<3..0>, FW PLUG DET L, FW643 WAKE L, TP SMC EXCARD PWR EN, PCIE EXCARD D2R N/P/C/N, PCIE EXCARD R2D C/P, PCIE CLK100M EXCARD N/P, PCIE PCH D2R N/C/P, PCIE PCH R2D C N/C/P, PEG CLK100M P/N.





Table of JTAG signals including JTAG ISP TCK, JTAG ISP TDI, JTAG ISP TDO, JTAG TBT TCK, JTAG TBT TDI, JTAG TBT TDO.






Table of Unused PG00D signal connections including TP PIV5S3RS0 RAMP DONE, TP DDRREG PG00D, and TP DDRREG PG00D.

Table of T29 DP Ports connections including DPB IG HPD, TP DP IG C MLN<3..0>, DPB IG AUX CH P/N, TP DP IG D HPD, TP DP IG D MLN<3..0>, TP DP IG D AUXN, NC BCM57765 CE L MS INS L, TP LVDS IG B CLKP/N, TP LVDS IG B CLKN, NC LVDS IG B DATAP<0..3>, NC LVDS IG B DATAN<0..3>, NC LVDS IG A DATAP<3>, NC LVDS IG A DATAN<3>, LVDS DDC CLK, LVDS DDC DATA, LCD BKL/T PWM, LCD IG PWR EN, LCD BKL/T EN.

Table of USB Signals connections including USB BT N/P, USB TPAD N/P, USB IR N/P, USB SMC N/P, NC USB EXTD EHCIN, NC USB EXTD EHCIP, NC USB EXTCN, NC USB EXTCP, NC USB3_EXTC_TXN, NC USB3_EXTC_TXP, NC USB3_EXTC_RXN, NC USB3_EXTC_RXP, NC USB EXTD_XHCIN, NC USB EXTD_XHCIP, TP CPU THERMDP, TP CPU THERMDN, TP CPU VTT SELECT.

Table of Digital Ground connections including GND with dimensions: MIN LINE WIDTH=0.6MM, MIN NECK WIDTH=0.2MM, VOLTAGE=0V.

Signal Aliases section with Apple logo, Apple Inc. name, drawing number 051-9058, revision 6.0.0, and page information 9 OF 109 and 8 OF 86.

NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

D

C

B

A

D

C

B

A


OMIT TABLE CRITICAL

OMIT TABLE CRITICAL

U1000
IVY-BRIDGE
2C-35W
BGA
(1 OF 9)

U1000
BGA
(5 OF 9)
RESERVED
IVY-BRIDGE
2C-35W

MIN LINE WIDTH=0.3 MM
MIN SPACE WIDTH=0.2 MM
VOLTAGE=0.75V




Intel Doc 467283 ChiefRiver Platform design guide rev0.71 section 2.2.12 recommendation.

NOTE: eDP COMPIO and eDP ICOMPO can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor. (refer to latest Processor for DC specifications).

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



FOR IVYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED

SYNC MASTER=MASTER SYNC DATE=02/15/2011

CPU DMI/PEG/FDI/RSVD


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 10 OF 109 SHEET: 9 OF 86



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
CPU CLOCK/MISC/JTAG			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT TABLE
CRITICAL

OMIT TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)

IVY-BRIDGE
2C-35W

IVY-BRIDGE
2C-35W

MEMORY CHANNEL A

MEMORY CHANNEL B

SYNC MASTER=MASTER SYNC DATE=02/15/2011

CPU DDR3 INTERFACES


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 12 OF 109
SHEET: 11 OF 86




SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	051-9058
		REVISION	6.0.0
		PAGE	13 OF 109
		SHEET	12 OF 86



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU GROUNDS			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 109
		SHEET	13 OF 86

CPU VCORE DECOUPLING

Intel recommendation (Section 6.2): 35x 2.2uF, 25x 22uF, 4x 470uF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	16	CAP, CER, X5R, 22uF, 20%, 6.3V, 0603, HANHUNG	C1655, C1660, C1661, C1664, C1666, C1667, C1670, C1673, C1678, C1679, C1672, C1675, C1669, C1668, C1656	CRITICAL	

CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF


PLACEMENT NOTE (C1684-C167F):
Place on bottom side of U1000



CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT NOTE (C1646-C1671):
Place near U1000 on top side



SYNC MASTER=JACK J30		SYNC DATE=09/27/2011	
PAGE TITLE: CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 16 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 14 OF 86	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


VAXG DECOUPLING

Intel recommendation (section 6.3): 21x 1uF, 6x 10uF, 6x 22uF, 2x 470uF


12 9 7 =PPVCORE_S0_CPU_VCCAXG

PLACEMENT_NOTE (C1700-C1710):


Place on bottom side of U1000



PLACEMENT_NOTE (C1711-C1716):




PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):

Place near inductors on bottom side.




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	6	CAP, CER, X5R, 22UF, 20V, 6.3V, 0603, SAMSUNG	C1717, C1718, C1719, C1720, C1721, C1722	CRITICAL	

CPU VDDQ/VCCDQ DECOUPLING



Intel recommendation (Section 6.5): 10x 1uF, 8x 10uF, 1x 330uF

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING


Intel recommendation (Section 6.6): 6x 1uF, 5x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 109		15 OF 86	



Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.

Apple Inc. logo

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SYNC MASTER=J31 MLB SYNC DATE=06/13/2011

PAGE TITLE: PCH SATA/PCie/CLK/LPC/SPI


DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0


BRANCH:

PAGE: 18 OF 109

SHEET: 16 OF 86



SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PAGE TITLE PCH DMI/FDI/PM/Graphics			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 19 OF 109	
		SHEET 17 OF 86	



OMIT_TABLE

Pin	Signal	Notes
NCX BG26	TP1	
NCX BJ26	TP2	
NCX BH25	TP3	
NCX BJ16	TP4	
NCX BG16	TP5	
NCX AH38	TP6	
NCX AH37	TP7	
NCX AK43	TP8	
NCX AK45	TP9	
NCX C18	TP10	
NCX H30	TP11	
NCX H3	TP12	
NCX AH12	TP13	
NCX AM4	TP14	
NCX AM5	TP15	
NCX Y13	TP16	
NCX K24	TP17	
NCX L24	TP18	
NCX AM46	TP19	
NCX AM45	TP20	
NCX B21	TP21	
NCX M20	TP22	
NCX AY16	TP23	
NCX BG46	TP24	

Pin	Signal	Notes
RSVD1 AX7	X NC	
RSVD2 AV7	X NC	
RSVD3 AU3	X NC	
RSVD4 BG4	X NC	
RSVD5 AT10	X NC	
RSVD6 BC8	X NC	
RSVD7 AH2	X NC	
RSVD8 AT4	X NC	
RSVD9 AT3	X NC	
RSVD10 AT1	X NC	
RSVD11 AX3	X NC	
RSVD12 AT5	X NC	
RSVD13 AV3	X NC	
RSVD14 AV1	X NC	
RSVD15 BB1	X NC	
RSVD16 BA3	X NC	
RSVD17 BB5	X NC	
RSVD18 BB3	X NC	
RSVD19 BB7	X NC	
RSVD20 BB8	X NC	
RSVD21 BD4	X NC	
RSVD22 BF6	X NC	
RSVD23 AV5	X NC	
RSVD24 AV10	X NC	
RSVD25 AT8	X NC	
RSVD26 AY5	X NC	
RSVD27 BA2	X NC	
RSVD28 AT12	X NC	
RSVD29 BF3	X NC	

- Ext A (XHCI/EHCI)
- Ext B (XHCI)
- Ext C (XHCI/EHCI)
- Ext D (XHCI) (Mobiles: Trackpad?)
- Unused
- RSVD: SD
- RSVD: WiFi
- USB Hub (All LS/FS Devices)
- Camera
- Ext B (EHCI)
- Ext D (EHCI)
- RSVD: BT (HS)
- Unused

SYNC MASTER=J31 MLB SYNC DATE=06/13/2011

PAGE TITLE: PCH PCI/USB/TP/RSVD

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 20 OF 109 SHEET: 18 OF 86

8

7

6

5

4

3

2

1

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C



C

B


B

A


A




SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PAGE TITLE			
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	21 OF 109
		SHEET	19 OF 86



SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 86	
IV ALL RIGHTS RESERVED			




SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH GROUNDS			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 109
		SHEET	21 OF 86



SYNC MASTER=K90I MLB SYNC DATE=02/15/2011

PCH DECOUPLING		
	DRAWING NUMBER	051-9058
	SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	6.0.0
	PAGE	24 OF 109
	SHEET	22 OF 86



PAGE TITLE		SYNC DATE=06/13/2011	
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Ethernet WAKE# Isolation

Platform Reset Connections

System RTC Power Source & 32kHz / 25MHz Clock Generator

System RTC Power Source & 32kHz / 25MHz Clock Generator

=PPVBAT_G3_SYSCLK
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot (no RC)

=PP3V3_S5_SYSCLK
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5


=PP3V3_ENET_SYSCLK
GreenClk 25MHz Power

=PPVDDIO_ENET_CLK
Ethernet XTAL Power


=PPVDDIO_S0_SBCLK
SB XTAL Power

=PPVDDIO_T29_CLK
T29 XTAL Power


No bypass necessary




GPIO Glitch Prevention




PCH S0 PWRGD




ENET_MEDIA_SENSE ISOLATION CIRCUIT




SDCONN_STATE_CHANGE ISOLATION




PCH ME Disable Strap




PCH Reset Button




Unbuffered




Buffered




PCH ME Disable Strap



PCH ME Disable Strap



PCH ME Disable Strap



Chipset Support	
Apple Inc.	DRAWING NUMBER: 051-9058
REVISION: 6.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 26 OF 109	SHEET: 24 OF 86

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H


BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B


J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST



USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=LINDA J30		SYNC DATE=09/19/2011	
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	27 OF 109
		SHEET	25 OF 86

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$$

$$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$$

$$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$$




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPUMEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
051-9058		D	
REVISION		PAGE	
6.0.0		28 OF 109	
BRANCH		SHEET	
NOTICE OF PROPRIETARY PROPERTY:		26 OF 86	
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>			


Page Notes

Power aliases required by this page:
 - =PP1V5_S3_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S3_MEM_VTT_A
 - =PP0V75_S3_MEM_VTT_A
 - =PP0V75_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA


SDM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Factory" (top) slot

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector A		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	27 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: Ivybridge does not use DM signals per doc 460452 CR SFF DG Section 2.6.14

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 Byte/Bit Swaps			
	DRAWING NUMBER		SIZE
	051-9058		D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		30 OF 109	
SHEET		28 OF 86	


Page Notes

Power aliases required by this page:
 - =PP1V5_S3_MEM_B
 - =PP1V5_S0_MEM_B
 - =PP0V75_S3_MEM_VTT_B
 - =PP0V75_S0_MEM_VTT_B
 - =PP0V5_S3_MEM_B (2.5 - 3.3V)
 - =PP0V5_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0D1MHB_SCL
 - =I2C_S0D1MHB_SDA

MEM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

DDR3 SO-DIMM Connector B


Apple Inc.

DRAWING NUMBER: 051-9058
 REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 31 OF 109
 SHEET: 29 OF 86


SD Card Connector



SD Not Inserted, CARD_DETECT is OPEN.
 CAESAR-IV Card Detect is programmable,
 but a Silicon bug makes the active
 high case unusable.


SD Detect & Reset Logic

SDCONN_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
 Converts SDCONN from active-low level signal to active-high pulses.



SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SYNC MASTER=YONAS J30		SYNC DATE=11/03/2011	
SD Card Connector			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	33 OF 109
		SHEET	30 OF 86


NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,58,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0,58,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1K,18,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,18,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31_MLB SYNC DATE=06/13/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 34 OF 109
 SHEET: 31 OF 86



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PCIE_T29_R2D_C_P<0>	C3600	108 16V X5R-CERML	PCIE_T29_R2D_P<0>	V19	PER_0_P
PCIE_T29_R2D_C_N<0>	C3601	108 16V X5R-CERML	PCIE_T29_R2D_N<0>	T19	PER_0_N
PCIE_T29_R2D_C_P<1>	C3602	108 16V X5R-CERML	PCIE_T29_R2D_P<1>	P19	PER_1_P
PCIE_T29_R2D_C_N<1>	C3603	108 16V X5R-CERML	PCIE_T29_R2D_N<1>	M19	PER_1_N
PCIE_T29_R2D_C_P<2>	C3604	108 16V X5R-CERML	PCIE_T29_R2D_P<2>	K19	PER_2_P
PCIE_T29_R2D_C_N<2>	C3605	108 16V X5R-CERML	PCIE_T29_R2D_N<2>	H19	PER_2_N
PCIE_T29_R2D_C_P<3>	C3606	108 16V X5R-CERML	PCIE_T29_R2D_P<3>	F19	PER_3_P
PCIE_T29_R2D_C_N<3>	C3607	108 16V X5R-CERML	PCIE_T29_R2D_N<3>	D19	PER_3_N



SNK0 AC Coupling

DP_T29SNK0_ML_C_P<0>	C3620	108 16V X5R-CERML	DP_T29SNK0_ML_P<0>	AA4	DPSNK0_ML_LANE_3P
DP_T29SNK0_ML_C_N<0>	C3621	108 16V X5R-CERML	DP_T29SNK0_ML_N<0>	Y3	DPSNK0_ML_LANE_3N
DP_T29SNK0_ML_C_P<1>	C3622	108 16V X5R-CERML	DP_T29SNK0_ML_P<1>	AA6	DPSNK0_ML_LANE_2P
DP_T29SNK0_ML_C_N<1>	C3623	108 16V X5R-CERML	DP_T29SNK0_ML_N<1>	Y5	DPSNK0_ML_LANE_2N
DP_T29SNK0_ML_C_P<2>	C3624	108 16V X5R-CERML	DP_T29SNK0_ML_P<2>	AA8	DPSNK0_ML_LANE_1P
DP_T29SNK0_ML_C_N<2>	C3625	108 16V X5R-CERML	DP_T29SNK0_ML_N<2>	Y7	DPSNK0_ML_LANE_1N
DP_T29SNK0_ML_C_P<3>	C3626	108 16V X5R-CERML	DP_T29SNK0_ML_P<3>	AA10	DPSNK0_ML_LANE_0P
DP_T29SNK0_ML_C_N<3>	C3627	108 16V X5R-CERML	DP_T29SNK0_ML_N<3>	Y9	DPSNK0_ML_LANE_0N
DP_T29SNK0_AUXCH_C_P	C3628	108 16V X5R-CERML	DP_T29SNK0_AUXCH_P	V1	DPSNK0_AUX_CHP
DP_T29SNK0_AUXCH_C_N	C3629	108 16V X5R-CERML	DP_T29SNK0_AUXCH_N	W2	DPSNK0_AUX_CHN

SNK1 AC Coupling


DP_T29SNK1_ML_C_P<0>	C3630	108 16V X5R-CERML	DP_T29SNK1_ML_P<0>	V9	DPSNK1_ML_LANE_3P
DP_T29SNK1_ML_C_N<0>	C3631	108 16V X5R-CERML	DP_T29SNK1_ML_N<0>	U8	DPSNK1_ML_LANE_3N
DP_T29SNK1_ML_C_P<1>	C3632	108 16V X5R-CERML	DP_T29SNK1_ML_P<1>	V11	DPSNK1_ML_LANE_2P
DP_T29SNK1_ML_C_N<1>	C3633	108 16V X5R-CERML	DP_T29SNK1_ML_N<1>	U10	DPSNK1_ML_LANE_2N
DP_T29SNK1_ML_C_P<2>	C3634	108 16V X5R-CERML	DP_T29SNK1_ML_P<2>	V13	DPSNK1_ML_LANE_1P
DP_T29SNK1_ML_C_N<2>	C3635	108 16V X5R-CERML	DP_T29SNK1_ML_N<2>	U12	DPSNK1_ML_LANE_1N
DP_T29SNK1_ML_C_P<3>	C3636	108 16V X5R-CERML	DP_T29SNK1_ML_P<3>	V15	DPSNK1_ML_LANE_0P
DP_T29SNK1_ML_C_N<3>	C3637	108 16V X5R-CERML	DP_T29SNK1_ML_N<3>	U14	DPSNK1_ML_LANE_0N
DP_T29SNK1_AUXCH_C_P	C3638	108 16V X5R-CERML	DP_T29SNK1_AUXCH_P	V7	DPSNK1_AUX_CHP
DP_T29SNK1_AUXCH_C_N	C3639	108 16V X5R-CERML	DP_T29SNK1_AUXCH_N	U6	DPSNK1_AUX_CHN

DISP

DP_T29SNK0_ML_P<3>	AA4	DPSNK0_ML_LANE_3P
DP_T29SNK0_ML_N<3>	Y3	DPSNK0_ML_LANE_3N
DP_T29SNK0_ML_P<2>	AA6	DPSNK0_ML_LANE_2P
DP_T29SNK0_ML_N<2>	Y5	DPSNK0_ML_LANE_2N
DP_T29SNK0_ML_P<1>	AA8	DPSNK0_ML_LANE_1P
DP_T29SNK0_ML_N<1>	Y7	DPSNK0_ML_LANE_1N
DP_T29SNK0_ML_P<0>	AA10	DPSNK0_ML_LANE_0P
DP_T29SNK0_ML_N<0>	Y9	DPSNK0_ML_LANE_0N
DP_T29SNK0_AUXCH_P	V1	DPSNK0_AUX_CHP
DP_T29SNK0_AUXCH_N	W2	DPSNK0_AUX_CHN
DP_T29SNK0_HPD	V5	DPSNK0_HOT_PLUG_DET

PORTS

T29_R2D_C_P<0>	A6	PRT0_T29T_P
T29_R2D_C_N<0>	A4	PRT0_T29T_N
T29_D2R_P<0>	C4	PRT0_T29R_P
T29_D2R_N<0>	C2	PRT0_T29R_N
T29_LSEO<0>	J6	T29_2_LSEO
T29_LSOE<0>	K5	T29_2_LSOE
T29_R2D_C_P<1>	A10	PRT1_T29T_P
T29_R2D_C_N<1>	A8	PRT1_T29T_N
T29_D2R_P<1>	C8	PRT1_T29R_P
T29_D2R_N<1>	C6	PRT1_T29R_N
T29_LSEO<1>	G6	T29_3_LSEO
T29_LSOE<1>	H5	T29_3_LSOE
I2C_T29_SDA	F3	T29_SDA
I2C_T29_SCL	F5	T29_SCL



SYNC MASTER=K901 MLB SYNC DATE=02/15/2011


T29 Host (1 of 2)

Apple Inc.

DRAWING NUMBER: 051-9058
 REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

BRANCH: 36 OF 109
 SHEET: 33 OF 86




Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE T29 Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	37 OF 109	
	SHEET	34 OF 86	


Page Notes

- Power aliases required by this page:
- =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)
- Signal aliases required by this page:
- =T29_CLKREQ_L
 - =T29_RESET_L
- BOM options provided by this page:
- T29BST:Y - Stuffs 18V boost circuitry.


T29 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V T29 Switch



1.05V T29 Switch



SYNC MASTER=K901 MLB	SYNC DATE=02/15/2011
PAGE TITLE T29 Power Support	
DRAWING NUMBER 051-9058	
REVISION 6.0.0	
BRANCH	
PAGE 38 OF 109	
SHEET 35 OF 86	


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.


D
C
B
A

D
C
B
A



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.

No MS (Memory Stick) Insert feature needed. Control signal to light LED or control SD bus power. SDCONN WP must be pulled down to use internal SR. IPD has a race condition.


SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	39 OF 109
		SHEET	36 OF 86

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
157S0084	2	XFMR, ISO, HALF-PORT, 1000T, 12P, SMD, HF	T4000, T4001	CRITICAL	

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

Ethernet Connector

Apple Inc.

DRAWING NUMBER 051-9058 SIZE D


REVISION 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE 40 OF 109

SHEET 37 OF 86



PLACEMENT_NOTE=Place C4170 close to U1400
 PLACEMENT_NOTE=Place C4171 close to U1400

PLACEMENT_NOTE=Place C4175 close to U4100
 PLACEMENT_NOTE=Place C4176 close to U4100

NOTE: FW_PME_L and FW_CLKREQ_L are isolated for systems that use 1394B physical plug detect.

WITH PLUG DETECT:
 - Gate CLKREQ# based on PHY power
 - TP (or NC) PME#

WITHOUT PLUG DETECT:
 - Alias both signals to drop = prefix

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
FireWire LLC/PHY (FW643E)		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (FW VP FET Input)
- =PPBUS_FW_FET (FW VP FET Output)
- =PP3V3_FW_P3V3FWFET (3.3V FET Input)
- =PP3V3_FW_FET (3.3V FET Output)
- =PP3V3_FW_FWPHY (PHY 3.3V Power)
- =PP3V3_S0_FWLATEVG
- =PP3V3_S0_FWPWRCTL
- =PP1V05_FW_P1V05FWFET (1.0V FET Input)
- =PP1V05_FW_FET_R (1.0V FET Output)
- =PP1V05_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW_CLKREQ_L
- =FW_PME_L


BOM options provided by this page:

(NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair. Host can detect as load on TPBIAS signal. Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



3.3V FW Switch




U4201 & U4202

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.

SYNC MASTER=K901 MLB SYNC DATE=06/23/2011

PAGE TITLE: FireWire Port & PHY Power

Apple Inc.

DRAWING NUMBER: 051-9058

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: 42 OF 109

SHEET: 39 OF 86

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY




Cable Power

CRITICAL
 L4310
 FERR-250-OHM

Note: Trace PPVP_FW_PORT1 must handle up to 5A




"Snapback" & "Late VG" Protection



PORT 1

BILINGUAL

CRITICAL
 J4310
 1394B-M97
 F-RT-TH




AREF needs to be isolated from all local grounds per 1394b spec
 When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
 BREF should be hard-connected to logic ground for speed signaling and connection

CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED


SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE: FireWire Connector			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 43 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 40 OF 86	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in the S3/S5.




SATA ODD Connector




SATA OOB Comparator

Notes:
OOB2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD




SATA HDD Connector (Gen3)



SATA Redriver

Internally PD -150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9



D2R Passive DeEmphasis

VALUE: 4.5 DB

R2D Passive DeEmphasis

VALUE: 3.0 DB

SYNC MASTER=YONAS J30 SYNC DATE=11/08/2011

SATA/IR/SIL Connectors


Apple Inc.

DRAWING NUMBER: 051-9058
REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 45 OF 109
SHEET: 41 OF 86


USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

www.qdzbwx.com

USB Port A (Front Port)




Mojo SMC Debug Mux



SYNC MASTER=J31 MLB		SYNC DATE=07/08/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


USB Port B (Back Port)




NOTE: Swapped pin4 and 5, pin6 and 7 for layout.

SYNC MASTER=J31 MLB		SYNC DATE=07/08/2011	
External B USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 86	
IV ALL RIGHTS RESERVED			

IR SUPPORT



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Front Flex Support			
		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		48 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		44 OF 86	
IV ALL RIGHTS RESERVED			




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=YONAS J30		SYNC DATE=12/21/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
		BRANCH	
		PAGE	
		49 OF 109	
		SHEET	
		45 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit


SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz




Note:
ADC10 and ADC11 are shared with comparators on Stack Board.

Note:
Pull-up for SMC_PME_S4_DARK_L are in page33 (R3315).

S4 HPD SMC Wake Source




System (Sleep) LED Circuit




- SMC_ADC0 = SMC_CPU_VSENSE
- SMC_ADC1 = SMC_CPU_ISENSE
- SMC_ADC2 = NC_SMC_ADC2
- SMC_ADC3 = SMC_DCIN_VSENSE
- SMC_ADC4 = SMC_DCIN_ISENSE
- SMC_ADC5 = SMC_PBUS_VSENSE
- SMC_ADC6 = SMC_HDI_ISENSE
- SMC_ADC7 = SMC_BMON_ISENSE
- SMC_ADC8 = SMC_CPU_HI_ISENSE
- SMC_ADC9 = SMC_OTHER_HI_ISENSE
- SMC_ADC10 = SMC_MEM_ISENSE
- SMC_ADC11 = SMC_CPUVCCIO_ISENSE
- SMC_ADC12 = SMC_AXG_VSENSE
- SMC_ADC13 = NC_SMC_ADC13
- SMC_ADC14 = NC_SMC_ADC14
- SMC_ADC15 = NC_SMC_ADC15
- SMC_ADC16 = NC_SMC_ADC16
- SMC_ADC17 = NC_SMC_ADC17
- SMC_ADC18 = SMC_AXG_ISENSE
- SMC_ADC19 = NC_SMC_ADC19
- SMC_ADC20 = NC_SMC_ADC20
- SMC_ADC21 = NC_SMC_ADC21
- SMC_ADC22 = NC_SMC_ADC22
- SMC_ADC23 = SMC_ADC23
- SMC_GFX_OVERTEMP = NC_SMC_GFX_OVERTEMP
- SMC_GFX_THROTTLE_L = NC_SMC_GFX_THROTTLE_L
- SMC_FAN_1_CTL = NC_SMC_FAN_1_CTL
- SMC_FAN_1_TACH = NC_SMC_FAN_1_TACH
- ENET_ASF_GPIO = NC_ENET_ASF_GPIO
- SMC_MPM5_LED_PWR = NC_SMC_MPM5_LED_PWR
- SMC_MPM5_LED_CHG = NC_SMC_MPM5_LED_CHG
- SYS_TDM_ONEWIRE = NC_SYS_TDM_ONEWIRE
- SMC_OOB1_RX_L = SMC_SSD_OOBD2R_L
- SMC_OOB1_TX_L = SMC_SSD_OOBR2D_L
- CHGR_ACOK = SMC_BC_ACOK
- HISIDE_ISENSE_OC = NC_HISIDE_ISENSE_OC
- SMBUS_SMC_4_ASF_SCL = NC_SMBUS_SMC_4_ASF_SCL
- SMBUS_SMC_4_ASF_SDA = NC_SMBUS_SMC_4_ASF_SDA
- BDV_BKL_PWM = NC_BDV_BKL_PWM
- SMC_PME_S4_DARK_L = SDCONN_STATE_CHANGE_SMC
- SMC_SCI_L = SMC_WAKE_SCI_L
- SMC_T25_EN_L = NC_SMC_T25_EN_L
- SMC_IR_RX_OUT_RC = NC_SMC_IR_RX_OUT_RC

SMC12 PECCI Support




SMC12 SPI Support

Series resistors are no stuffed until the topology of 2 SPI Masters are verified.




Notes:
OOBD2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD

SMC12 Eng Pkg Support



BATLOW# Isolation




SYNC MASTER=YONAS J30		SYNC DATE=01/02/2012	
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-9058	D
		REVISION	
		6.0.0	
		BRANCH	
		PAGE	
		50 OF 109	
		SHEET	
		46 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

D


LPC+SPI Connector



C

C

SPI Bus Series Termination




B

B

A

A


SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
PAGE TITLE			
LPC+SPI Debug Connector			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		PAGE	
6.0.0		51 OF 109	
BRANCH		SHEET	
		47 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9058	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6.0.0	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		52 OF 109	
		SHEET	
		48 OF 86	


CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 100x, EDP: 20.1 A
 Rsense: 0.001 (R7640)
 V across Rsense: 20.1 mV
 Gain needed: 164.2x




DDR 1.5V S3 (Memory) Current Sense (IM0C)

Gain: 364.9x, EDP: 9 A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 Gain needed: 366.6x




HDD Current Sense (IHDC)


Gain: 1000x, EDP: 2.5 A (12.5 W)
 Rsense: 0.001 (R5380)
 V across Rsense: 2.5 mV
 Gain needed: 1320x



CPU Core Voltage Sense (VC0C)




AXG Core Voltage Sense (VN0C)




CPU Core Load Side Current Sense (IC0C)

Gain: 161.5x, EDP: 53 A
 Rsense: 2x of 0.00075 (R7510, R7520), Rsum: 0.000375
 V across Rsense: 19.8 mV
 Gain needed: 166.1x



AXG Core Load Side Current Sense (IN0C)

Gain: 190.6x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375
 V across Rsense: 17.25 mV
 Gain needed: 191.3x




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0114	3	RES,MTL,FLIM,100K,1/16W,0402,SMD,LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=LINDA J30		SYNC DATE=09/28/2011	
Power Sensors: Load Side			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
 Rsense: 0.003 (R5400)
 V across Rsense: 52.2 mV
 Gain needed: 63.2x




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
 Rsense: 0.003 (R5410)
 V across Rsense: 26.4 mV
 Gain needed: 125x




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x
 Rsense: 0.010 (R7050)
 Max Current Measured: 9.2 A




DC-In (AMON) Current Sense (ID0R)


Charger Gain: 20x
 Rsense: 0.020 (R7020)
 Max Current Measured: 8.3 A



PBUS Voltage Sense & Enable (VP0R)




DC In Voltage Sense & Enable (VD0R)




SYNC MASTER=YONAS J30		SYNC DATE=11/03/2011	
PAGE TITLE			
Power Sensors: High Side		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		54 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		50 OF 86	

Thermal Sensor:
CPU Proximity, Fin Stack, Memory Proximity, 5V/3.3V Proximity


I2C Write: 0x98, I2C Read: 0x99



Thermal Sensor: T29 Die




SYNC MASTER=YONAS J30		SYNC DATE=08/01/2011	
PAGE TITLE			
Thermal Sensors			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 109
		SHEET	51 OF 86




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE: Fan			
DRAWING NUMBER: 051-9058		SIZE: D	
REVISION: 6.0.0		BRANCH:	
PAGE: 56 OF 109		SHEET: 52 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




TPAD Buttons Disable




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector



SMC Manual Reset & Isolation


Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




SYNC MASTER=J31 MLB		SYNC DATE=07/01/2011	
WELLSPRING 1			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX

Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.


Keyboard Backlight Connector



SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
PAGE TITLE			
WELLSPRING 2			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		54 OF 86	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 109
		SHEET	55 OF 86
		SIZE	D



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	56 OF 86
		SIZE	D

AUDIO CODEC
APPLE P/N 353S3199 as of July 2011




Digital Mic - Only for mock ups
as of July 2011

57 AUD_DMIC_CLK == TP_AUD_DMIC_CLK
MAKE_BASE=TRUE

57 AUD_GPIO_0 == TP_AUD_DMIC_SDATA
MAKE_BASE=TRUE

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2281 as of July 2011




NOTES ON J30 audio

Codec HPamp used for Lineout/HPout. No external HPamp.
3 Spk amplifiers - 2 tweeters and a sub woofer
No line input capability
SPDIF out
China headset support

www.qdzbwx.com

SYNC MASTER=KAVITHA J30		SYNC DATE=07/25/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	62 OF 109	
	SHEET	57 OF 86	

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY APN:353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76

SYNC MASTER=DIRK J30		SYNC DATE=02/16/2012	
PAGE TITLE AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 64 OF 109		SHEET 58 OF 86	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=KAVITHA J30		SYNC DATE=07/25/2013	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		59 OF 86	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2


1

SATELLITE & SUB TWEETER AMPLIFIER

APN:353S2888 as of July 2011

SATELLITE	FC=1.2kHz typical
SUB	FC= 172 HZ typical
GAIN	3DB with Rin=28k typical

Gain Pin	Gain dB
Connect to VDD	12
Connect to VDD through 100k	9
Not connected	6
Connect to GND through 100k	3
Connect to GND	0




D
C
B
A


D
C
B
A

SYNC MASTER=KAVITHA J30		SYNC DATE=07/25/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 86	
IV ALL RIGHTS RESERVED			


AUDIO JACK:LO/HP CONNECTOR, SPDIF TX



ANALOG MIC CONNECTOR
APN:518S0520



SPEAKER CONNECTOR



SYNC MASTER=DIRK J30		SYNC DATE=11/10/2011	
PAGE TITLE			
AUDIO: JACK			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		67 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 86	
IV ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS




FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (3)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (808)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

SOUTHBRIDGE RESOURCES


FUNCTION	SYSTEM GPIO	SYSTEM INTERRUPT
AUD_IPHS_SWITCH_EN	PANTHER_POINT GPIO16	N/A
AUD_I2C_INT_L	N/A	PANTHER_POINT GPIO5/PIRQH
AUD_IP_PERIPHERAL_DET	N/A	PANTHER_POINT GPIO3/PIRQH




SYNC MASTER=DIRK J30		SYNC DATE=02/20/2012	
AUDIO:Jack Translators			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	68 OF 109
		SHEET	62 OF 86

EXTRACTION NOTIFICATION

MagSafe DC Power Jack




BIL CONNECTOR




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator



BATTERY CONNECTOR



SYNC MASTER=JACK J30		SYNC DATE=07/29/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



ACIN pin threshold is 3.2V, +/- 50mV
 Divider sets ACIN threshold at 13.55V
 Input impedance of ~40K meets
 sparkintecture requirements

Max Current = 8A
 (L7030 limit)
 f = 400 kHz

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0927	2	F0M3020DC	Q7030, Q7035	CRITICAL	CHARGER_POWER_FET:FAIR
376S0966	2	RJK03E1DNS	Q7030, Q7035	CRITICAL	CHARGER_POWER_FET:REN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0761	1	SI7137DP	Q7055	CRITICAL	
376S0845	1	SI7149DP	Q7080	CRITICAL	
376S0845	1	SI7149DP	Q7085	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0129	1	RES, 5MOHM, 1%, 1W, 0612, 4-TERM	R7050	CRITICAL	BATT_2S

K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT

SYNC MASTER=JACK J30 SYNC DATE=09/27/2011

PBus Supply & Battery Charger

Apple Inc.


DRAWING NUMBER: 051-9058 D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 70 OF 109
 SHEET: 64 OF 86

System Agent Power Supply



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	IC	ISL95870A, PWM, 2BIT-VID, RMOT-SNSE, 20V	U7100	CRITICAL	


$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=JACK J30 SYNC DATE=09/28/2011
 PAGE TITLE: System Agent Supply
 DRAWING NUMBER: 051-9058 SIZE: D
 REVISION: 6.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 71 OF 109
 SHEET: 65 OF 86

5V_S3/3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0927	1	FDMC3020DC	Q7260		5V_S3_POWER_FET:FAIR
376S0928	1	FDMC2514SDC	Q7261		5V_S3_POWER_FET:FAIR
376S0966	1	RJK03E1DNS	Q7260		5V_S3_POWER_FET:REN
376S0895	1	RJK03E0DNS	Q7261		5V_S3_POWER_FET:REN

SYNC MASTER=JACK J30 SYNC DATE=08/22/2011

PAGE TITLE: 5V/3.3V SUPPLY


Apple Inc. DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 72 OF 109 SHEET: 66 OF 86

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0299	128S0218		ALL	
128S0093	128S0218		ALL	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0979	1	FDMC0225	Q7330		DDR_POWER_FET:FAIR
376S0874	1	FDMC0202B	Q7335		DDR_POWER_FET:FAIR

SYMC MASTER:JACK 230
PAGE TITLE
1.5V DDR3 Supply
DRAWING NUMBER: 051-9058
SIZE: D
REVISION: 6.0.0
BRANCH:
PAGE: 73 OF 109
SHEET: 67 OF 86

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNCH MASTER/BACK 730		SYNCH DATE/REV/03/2015	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9058	D
		REVISION	6.0.0
		BRANCH	
		PAGE	74 OF 109
		SHEET	68 OF 86



CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	051-9058	SIZE	D
Apple Inc.		REVISION	6.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		75 OF 109			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE			
II NOT TO REPRODUCE OR COPY IT		SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 86			
IV ALL RIGHTS RESERVED					


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 26.265A$
 $V_{out} = 0.5V \times (1 + R_a / R_b)$


SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
PAGE TITLE			
CPUVCCIO (1.05V) Power Supply			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 109		70 OF 86	

CAESAR IV 1.2V INT.VR CMPTS




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher


Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ




1.5V S0 Switcher



1.05V S0 LDO















SYNC MASTER=JACK J30		SYNC DATE=07/28/2011	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Power FETs			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	78 OF 109
		SHEET	72 OF 86

S5 Rail Enables & PGOOD

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0



Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH: 6.0.0

PAGE: 79 OF 109


SHEET: 73 OF 86



LCD CONNECTOR
LVDS CONNECTOR:518S0787

CRITICAL
J9000
20525-130E-01
F-RT-SM

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
LVDS CONNECTOR			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	74 OF 86




T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.


DP A Super-Driver

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0xB6/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.



Port A MCU



=TBT_WAKE_L:
 Desktops use PCIe WAKE#
 Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

T29 Path Biasing

DP Path Biasing

DP/T29 A Low-Speed MUX

Must be 3.3V DP A port power


CBTL04DP081 (353S3151) and PI3VEDP212 (353S3055) are footprint-compatible parts with similar pinouts. NXP uses pin 10 for ML and HPD, Pericom uses pin 10 for ML and pin 11 for HPD.

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	93 OF 109
		SHEET	75 OF 86


3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.
 =PP3V3_S4_TBTAPWRSW



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V


For 12V systems:
 Nominal Min Max
 IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector A

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	94 OF 109
		SHEET	76 OF 86

PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J31 MLB SYNC DATE=07/08/2011

PAGE TITLE: LCD Backlight Driver

Apple Inc. DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 97 OF 109 SHEET: 77 OF 86

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_PCH_TX2TX	*	=3X_DIELECTRIC	?	PCIE_PCH_TX2TX	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_PCH_TX2RX	*	=4X_DIELECTRIC	?	PCIE_PCH_TX2RX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_PCH_RX2RX	*	=3X_DIELECTRIC	?	PCIE_PCH_RX2RX	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_PCH_RX2TX	*	=4X_DIELECTRIC	?	PCIE_PCH_RX2TX	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_PCH_2OTHER	*	=3X_DIELECTRIC	?	PCIE_PCH_2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	*_PCH_TX	*	PCIE_PCH_TX2TX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_PCH_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_PCH_RX2TX
PCIE_PCH_TX	*	*	PCIE_PCH_2OTHER
PCIE_PCH_RX	*	*	PCIE_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DMT_S2N	PCIE_85D	PCIE_PCH_TX		DMT_S2N_P<3:0> 9 17
DMT_N2S	PCIE_85D	PCIE_PCH_RX		DMT_N2S_P<3:0> 9 17
FDI_DATA	PCIE_85D	PCIE_PCH_RX		FDI_DATA_P<7:0> 9 17
FDI_INT	PCIE_85D	PCIE_PCH_RX		FDI_DATA_N<7:0> 9 17
FDI_SYNC	CPU_50S	CPU_AGTL		FDI_FSYN<1..0> 9 17
FDI_SYNC	CPU_50S	CPU_AGTL		FDI_ISYN<1..0> 9 17
FDI_SYNC	CPU_50S	CPU_AGTL		FDI_INT 9 17
PM_SYNC	CPU_50S	CPU_AGTL		CPU_PRCI 10 19 46
PM_MEM_PWRGD	CPU_50S	CPU_AGTL		PM_SYNC 10 17
				PM_MEM_PWRGD 10 17 26
				XDP_DBRESET_L 10 23 24
				XDP_CPU_PRDY_L 10 23
				XDP_CPU_PREQ_L 10 23
				PM_EXT_TS_L<0> 10
				PM_EXT_TS_L<1> 10
				CPU_SM_RCOMP<0> 10
				CPU_SM_RCOMP<1> 10
				CPU_SM_RCOMP<2> 10
				CPU_CFG<11..0> 9 23
				CPU_CATERR_L 10 45
				CPU_VCCIO_SEL 8 12
				CPU_PROCHOT_L 10 45 46 68
				CPU_PWRGD 10 19 23
				PM_THRMTRIP_L 10 19 46
				DMT_CLK100M_CPU_P 10 16
				DMT_CLK100M_CPU_N 10 16
				ITPCPU_CLK100M_P 10 16
				ITPCPU_CLK100M_N 10 16
				ITPXDP_CLK100M_P 16 23
				ITPXDP_CLK100M_N 16 23
				XDP_CPU_CLK100M_P 23
				XDP_CPU_CLK100M_N 23
				EDP_COMP 9
				CPU_PEG_COMP 9
				XDP_CPU_TDI 10 23
				XDP_CPU_TDO 10 23
				XDP_CPU_TMS 10 23
				XDP_CPU_TCK 10 23
				XDP_CPU_TRST_L 10 23
				XDP_BFM_L<3..0> 10 23
				CPU_CFG<15..12> 9 23
				XDP_CPURST_L 23
				CPU_VCCXG_SENSE_P 12 68
				CPU_VCCXG_SENSE_N 12 68
				CPU_VCCSENSE_P 12 70
				CPU_VCCSENSE_N 12 70
				CPU_VCCIOSENSE_P 12 68
				CPU_VCCIOSENSE_N 12 68
				CPU_VDDO_SENSE_P 12
				CPU_VDDO_SENSE_N 12
				CPU_AXG_VALSENSE_P 9
				CPU_AXG_VALSENSE_N 9
				CPU_VCC_VALSENSE_P 9
				CPU_VCC_VALSENSE_N 9
				CPU_VIDALERT_L 12 68
				CPU_VIDSCLK 12 68
				CPU_VIDSOUT 12 68

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 100 OF 109

SHEET: 78 OF 86

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	TOP,BOTTOM	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL10	N	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL10	N	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL3,ISL4,ISL9	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL3,ISL4,ISL9	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM	MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM	MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM	MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM	MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM	MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM	MEM_CLK	*	*	MEM_2OTHER
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM	MEM_CTRL	*	*	MEM_2OTHER
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM	MEM_CMD	*	*	MEM_2OTHER
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM	MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM	MEM_DQS	*	*	MEM_2OTHER

Need to support MEM *-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297).
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQ to DQS matching per byte lane should be within 0.127mm.
 DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.
 SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK P<5..0> 11 27
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK N<5..0> 11 27
MEM_A_CMT1	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0> 11 27
MEM_A_CMT1	MEM_37S	MEM_CTRL	MEM_A_CS L<3..0> 11 27
MEM_A_CMT1	MEM_37S	MEM_CTRL	MEM_A_ODT<3..0> 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0> 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0> 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS L 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS L 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE L 11 27
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_A_DQ<7..0> 11 28
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_A_DQ<15..8> 11 28
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_A_DQ<23..16> 11 28
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_A_DQ<31..24> 11 28
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_A_DQ<39..32> 11 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_A_DQ<47..40> 11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_A_DQ<55..48> 11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_A_DQ<63..56> 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS P<0> 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS N<0> 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS P<1> 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS N<1> 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS P<2> 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS N<2> 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS P<3> 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS N<3> 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS P<4> 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS N<4> 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS P<5> 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS N<5> 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS P<6> 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS N<6> 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS P<7> 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS N<7> 11 28
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK P<5..0> 11 29
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK N<5..0> 11 29
MEM_B_CMT1	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0> 11 29
MEM_B_CMT1	MEM_37S	MEM_CTRL	MEM_B_CS L<3..0> 11 29
MEM_B_CMT1	MEM_37S	MEM_CTRL	MEM_B_ODT<3..0> 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0> 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0> 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS L 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS L 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE L 11 29
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_B_DQ<7..0> 11 28
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_B_DQ<15..8> 11 28
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_B_DQ<23..16> 11 28
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_B_DQ<31..24> 11 28
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_B_DQ<39..32> 11 28
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_B_DQ<47..40> 11 28
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_B_DQ<55..48> 11 28
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_B_DQ<63..56> 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS P<0> 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS N<0> 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS P<1> 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS N<1> 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS P<2> 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS N<2> 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS P<3> 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS N<3> 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS P<4> 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS N<4> 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS P<5> 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS N<5> 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS P<6> 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS N<6> 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS P<7> 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS N<7> 11 28

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

051-9058

Apple Inc.

6.0.0

101 OF 109

79 OF 86

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D, LVDS_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP_PCH, DP_PCH_TX, LVDS_PCH_TX.

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SATA_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA_PCH_TX, SATA_PCH_RX, SATA_ICOMP.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA3_PCH_TX2TX, SATA3_PCH_TX2RX, SATA3_PCH_RX2RX, SATA3_PCH_RX2TX, SATA3_PCH_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include SATA3_PCH_TX, SATA3_PCH_RX, SATA3_PCH_RX2TX, SATA3_PCH_2OTHER.

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH_USB_RBBIAS, USB_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes USB.

SOURCE: Calpella Platform Design Guide for Ibox Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes USB_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB3_PCH_TX2TX, USB3_PCH_TX2RX, USB3_PCH_RX2RX, USB3_PCH_RX2TX, USB3_PCH_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB3_PCH_TX, USB3_PCH_RX, USB3_PCH_RX2TX, USB3_PCH_2OTHER.

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various constraints for LVDS, SATA, USB, and PCIe signals.

Metadata block containing drawing title 'PCH Constraints 1', Apple logo, revision number '051-9058', and page information '102 OF 109' and '80 OF 86'.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rules for LPC_50S and CLK_LPC_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rules for LPC and CLK_LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rule for SMB_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rule for SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rule for HDA_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rule for HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rule for CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rule for CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rule for SPI_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rule for SPI.

PCI-Express Signal Constraints

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rules for various PCI-E signal types like TX2TX, TX2RX, RX2RX, RX2TX, and OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes rules for TX, RX, and OTHER signals.

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rules for CLK_SLOW_55S and CLK_25M_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rules for CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Large table listing PCH Net Properties with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_NAME, NET_TYPE. Lists various constraints for different net types like LPC, SMBUS, HDA, SPI, and PCIE.

Chipset Net Properties

Table listing Chipset Net Properties with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_NAME, NET_TYPE. Lists constraints for various chipsets like DP_EXTA and PCIE_T29.

Clock Net Properties

Table listing Clock Net Properties with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_NAME, NET_TYPE. Lists constraints for clock nets like SYSCLK and PEG.

A

A

Page header and footer information including Apple Inc. logo, drawing number 051-9058, revision 6.0.0, and a notice of proprietary property.

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	5MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X		BCMS764_CLK25M_XTALI
ENET_50S	ENET_3X		BCMS764_CLK25M_XTALO
ENET_50S	ENET_3X		ENET_RESET_L
ENET_MDI	ENET_MDI		ENET_MDI_P<3..0>
ENET_MDI	ENET_MDI		ENET_MDI_N<3..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_CMD
ENET_CR_CLK	ENET_CR_CLK		ENET_CR_CLK
ENET_CR_DATA	ENET_CR_DATA		SDCONN_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		SDCONN_CMD
ENET_CR_CLK	ENET_CR_CLK		SDCONN_CLK
ENET_CR_CLK	ENET_CR_CLK		SDCONN_CLK_L

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_P0_TPA	FW_TP		FW_P0_TPA_P
FW_P0_TPA	FW_TP		FW_P0_TPA_N
FW_P0_TPB	FW_TP		FW_P0_TPB_P
FW_P0_TPB	FW_TP		FW_P0_TPB_N
FW_P1_TPA	FW_TP		FW_P1_TPA_P
FW_P1_TPA	FW_TP		FW_P1_TPA_N
FW_P1_TPB	FW_TP		FW_P1_TPB_P
FW_P1_TPB	FW_TP		FW_P1_TPB_N
Port 2 Not Used			

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Ethernet/FW Constraints			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 86	
IV ALL RIGHTS RESERVED			

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK0 ML C P<3..0>
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK0 ML C N<3..0>
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK0 ML P<3..0>
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK0 ML N<3..0>
DP_85D	DP_ECH	DP_ECH	DP T29SNK0 AUXCH C P
DP_85D	DP_ECH	DP_ECH	DP T29SNK0 AUXCH C N
DP_85D	DP_ECH	DP_ECH	DP T29SNK0 AUXCH P
DP_85D	DP_ECH	DP_ECH	DP T29SNK0 AUXCH N
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK1 ML C P<3..0>
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK1 ML C N<3..0>
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK1 ML P<3..0>
DP_85D	DP_ECH_TX	DP_ECH_TX	DP T29SNK1 ML N<3..0>
DP_85D	DP_ECH	DP_ECH	DP T29SNK1 AUXCH C P
DP_85D	DP_ECH	DP_ECH	DP T29SNK1 AUXCH C N
DP_85D	DP_ECH	DP_ECH	DP T29SNK1 AUXCH P
DP_85D	DP_ECH	DP_ECH	DP T29SNK1 AUXCH N
DP_85D	DISPLAYPORT	DISPLAYPORT	DP T29SRC ML C P<3..0>
DP_85D	DISPLAYPORT	DISPLAYPORT	DP T29SRC ML C N<3..0>
DP_85D	DISPLAYPORT	DISPLAYPORT	DP T29SRC AUXCH C P
DP_85D	DISPLAYPORT	DISPLAYPORT	DP T29SRC AUXCH C N
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SCL
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SDA
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK
T29_SPI_MOST	T29_SPI_55S	T29_SPI	T29_SPI_MOST
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI_MISO
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI_CS_L
T29DP_80D	T29DP	T29DP	T29 R2D C P<3..0>
T29DP_80D	T29DP	T29DP	T29 R2D C N<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R P<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R N<3..0>

Only used on hosts supporting T29 video-in

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>
T29DP_80D	T29DP	T29DP	T29 R2D C F P<1..0>
T29DP_80D	T29DP	T29DP	T29 R2D C F N<1..0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C P<0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C N<0>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C P<1>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C N<1>
T29DP_100D	T29DP	T29DP	T29DPA D2R1 AUXCH P
T29DP_100D	T29DP	T29DP	T29DPA D2R1 AUXCH N
T29DP_80D	T29DP	T29DP	DP_SDRVA ML C P<3..0>
T29DP_80D	T29DP	T29DP	DP_SDRVA ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP_SDRVA ML R P<3..0>
T29DP_80D	T29DP	T29DP	DP_SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA AUXCH N
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA AUXCH C P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA AUXCH C N
T29DP_80D	T29DP	T29DP	T29DPA ML P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML N<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP A EXT AUXCH P
T29DP_80D	T29DP	T29DP	DP A EXT AUXCH N
T29_R2D2	T29DP_80D	T29DP	T29 R2D P<2>
T29_R2D2	T29DP_80D	T29DP	T29 R2D N<2>
T29_R2D3	T29DP_80D	T29DP	T29 R2D P<3>
T29_R2D3	T29DP_80D	T29DP	T29 R2D N<3>
T29DP_80D	T29DP	T29DP	T29 R2D C F P<3..2>
T29DP_80D	T29DP	T29DP	T29 R2D C F N<3..2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C P<2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C N<2>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C P<3>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C N<3>
T29DP_100D	T29DP	T29DP	T29DPB D2R3 AUXCH P
T29DP_100D	T29DP	T29DP	T29DPB D2R3 AUXCH N
T29DP_80D	T29DP	T29DP	DP_SDRVB ML C P<3..0>
T29DP_80D	T29DP	T29DP	DP_SDRVB ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP_SDRVB ML R P<3..0>
T29DP_80D	T29DP	T29DP	DP_SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP_SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP_SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP_SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP_SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB AUXCH N
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB AUXCH C P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP_SDRVB AUXCH C N
T29DP_80D	T29DP	T29DP	T29DPB ML P<3..0>
T29DP_80D	T29DP	T29DP	T29DPB ML N<3..0>
T29DP_80D	T29DP	T29DP	T29DPB ML C P<3..0>
T29DP_80D	T29DP	T29DP	T29DPB ML C N<3..0>
T29DP_80D	T29DP	T29DP	DP B EXT AUXCH P
T29DP_80D	T29DP	T29DP	DP B EXT AUXCH N

Only used on dual-port hosts.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
T29 Constraints			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	105 OF 109
		SHEET	83 OF 86

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL	6 45 48
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA	6 45 48
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL	45 48
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA	45 48
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	45 48
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	45 48
SMBUS_SMC_H0A_SCL	SMB_50S	SMB	SMBUS_SMC_5_G3_SCL	6 45 48
SMBUS_SMC_H0A_SDA	SMB_50S	SMB	SMBUS_SMC_5_G3_SDA	6 45 48
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL	45 48
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA	45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	64
	1TO1_DIFFPAIR		CHGR_CSI_N	64
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	64
	1TO1_DIFFPAIR		CHGR_CSO_N	64

D

D

C


C

B

B

A

A

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 109
		SHEET	84 OF 86

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1Y01_558	*	=111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR
THERM_1Y01_558	*	=111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR
DIFFPAIR	*	=111_DIFFPAIR			=111_DIFFPAIR	=111_DIFFPAIR	=111_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=211_SPACING	7
THERM	*	=211_SPACING	7
AUDIO	*	=211_SPACING	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENSECONN	*	25 MILS	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	7

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_DQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM VERRIDE	400 MIL VERRIDE	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM VERRIDE	400 MIL VERRIDE	VERRIDE	VERRIDE
MEM_37S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM VERRIDE	400 MIL VERRIDE	VERRIDE	VERRIDE
MEM_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM VERRIDE	400 MIL VERRIDE	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.076 MM VERRIDE	10 mm VERRIDE	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM VERRIDE	500 MIL VERRIDE	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	TOP	VERRIDE	VERRIDE	0.09 MM VERRIDE	400 MIL VERRIDE	VERRIDE	VERRIDE
CLK_PCIE_90D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.09 MM VERRIDE	400 MIL VERRIDE	VERRIDE	VERRIDE

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	TOP			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

J30 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENSECONN_P<3..0>	ENSECONN	ENSECONN_P<3..0>	
ENSECONN_R<3..0>	ENSECONN	ENSECONN_R<3..0>	
SATA_90D	SATA_RCH_RX	SATA_ODD_D2R_C_P	
SATA_90D	SATA_RCH_RX	SATA_ODD_D2R_C_N	
SATA_90D	SATA_RCH_RX	SATA_HDD_D2R_EDROUT_P	
SATA_90D	SATA_RCH_RX	SATA_HDD_D2R_EDROUT_N	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2R_EDROUT_P	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2R_EDROUT_N	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2R_EDROUT_P	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2R_EDROUT_N	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2R_EDROUT_P	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2R_EDROUT_N	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2D_EDROUT_P	
SATA_90D	SATA_RCH_TX	SATA_HDD_D2D_EDROUT_N	
THERM_1Y01_558	THERM	THERM_D1_P	
THERM_1Y01_558	THERM	THERM_D1_N	
THERM_1Y01_558	THERM	THERM_D2_P	
THERM_1Y01_558	THERM	THERM_D2_N	
THERM_1Y01_558	THERM	T29_THERMD_P	
THERM_1Y01_558	THERM	T29_THERMD_N	
THERM_1Y01_558	THERM	T29THERMS_D2_P	
THERM_1Y01_558	THERM	T29THERMS_D2_N	
ISNS_HS_COMPUTING_N	ISNS	ISNS_HS_COMPUTING_N	
ISNS_HS_COMPUTING_P	ISNS	ISNS_HS_COMPUTING_P	
ISNS_HS_OTHER_N	ISNS	ISNS_HS_OTHER_N	
ISNS_HS_OTHER_P	ISNS	ISNS_HS_OTHER_P	
CPUVCCIOS0_CS_N	CPUVCCIOS0	CPUVCCIOS0_CS_N	
CPUVCCIOS0_CS_P	CPUVCCIOS0	CPUVCCIOS0_CS_P	
CPUI MVP ISNS1_P	CPUI MVP	CPUI MVP ISNS1_P	
CPUI MVP ISNS1_N	CPUI MVP	CPUI MVP ISNS1_N	
CPUI MVP ISNS2_P	CPUI MVP	CPUI MVP ISNS2_P	
CPUI MVP ISNS2_N	CPUI MVP	CPUI MVP ISNS2_N	
CPUI MVP ISNS1G_P	CPUI MVP	CPUI MVP ISNS1G_P	
CPUI MVP ISNS1G_N	CPUI MVP	CPUI MVP ISNS1G_N	
CPUI MVP ISNS2G_P	CPUI MVP	CPUI MVP ISNS2G_P	
CPUI MVP ISNS2G_N	CPUI MVP	CPUI MVP ISNS2G_N	
CPUI MVP ISUM_R_P	CPUI MVP	CPUI MVP ISUM_R_P	
CPUI MVP ISUM_R_N	CPUI MVP	CPUI MVP ISUM_R_N	
CPUI MVP ISUMG_R_P	CPUI MVP	CPUI MVP ISUMG_R_P	
CPUI MVP ISUMG_R_N	CPUI MVP	CPUI MVP ISUMG_R_N	
CPUI MVP ISNRG_P	CPUI MVP	CPUI MVP ISNRG_P	
CPUI MVP ISNRG_N	CPUI MVP	CPUI MVP ISNRG_N	
CPUI MVP ISNS_P	CPUI MVP	CPUI MVP ISNS_P	
CPUI MVP ISNS_N	CPUI MVP	CPUI MVP ISNS_N	
VCC8A80_CS_P	VCC8A80_CS	VCC8A80_CS_P	
VCC8A80_CS_N	VCC8A80_CS	VCC8A80_CS_N	
CPUI MVP ISUNG_P	CPUI MVP	CPUI MVP ISUNG_P	
CPUI MVP ISUNG_N	CPUI MVP	CPUI MVP ISUNG_N	
CPU_THERMD_P	CPU_THERMD	CPU_THERMD_P	
CPU_THERMD_N	CPU_THERMD	CPU_THERMD_N	
ISNS_5V_S0_HDD_N	ISNS_5V_S0_HDD	ISNS_5V_S0_HDD_N	
ISNS_5V_S0_HDD_P	ISNS_5V_S0_HDD	ISNS_5V_S0_HDD_P	
ISNS_5V_S0_HDD_R_N	ISNS_5V_S0_HDD	ISNS_5V_S0_HDD_R_N	
ISNS_5V_S0_HDD_R_P	ISNS_5V_S0_HDD	ISNS_5V_S0_HDD_R_P	
ISNS_LCDBELT_N	ISNS_LCDBELT	ISNS_LCDBELT_N	
ISNS_LCDBELT_P	ISNS_LCDBELT	ISNS_LCDBELT_P	
ISNS_IV5_83_DDR_P	ISNS_IV5_83_DDR	ISNS_IV5_83_DDR_P	
ISNS_IV5_83_DDR_N	ISNS_IV5_83_DDR	ISNS_IV5_83_DDR_N	
ISNS_IV5_83_DDR_R_P	ISNS_IV5_83_DDR	ISNS_IV5_83_DDR_R_P	
ISNS_IV5_83_DDR_R_N	ISNS_IV5_83_DDR	ISNS_IV5_83_DDR_R_N	
LVDS_CONN_A_CLK_P_N	LVDS_CONN_A_CLK_P	LVDS_CONN_A_CLK_P_N	
LVDS_CONN_A_CLK_P_P	LVDS_CONN_A_CLK_P	LVDS_CONN_A_CLK_P_P	

J30 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	
PCIE_CLK100M_AP_CONN_P	CLK_PCIE_90D	CLK_PCIE	
PCIE_CLK100M_AP_CONN_N	CLK_PCIE_90D	CLK_PCIE	
CHGR_CSI_R_P	1Y01_DIFFPAIR		
CHGR_CSI_R_N	1Y01_DIFFPAIR		
CHGR_CSO_R_P	1Y01_DIFFPAIR		
CHGR_CSO_R_N	1Y01_DIFFPAIR		
SPK_OUT	DIFFPAIR	AUDIO	
SPKAMP_I_P_OUT	DIFFPAIR	AUDIO	
SPKAMP_I_N_OUT	DIFFPAIR	AUDIO	
SPKAMP_SUB_P_OUT	DIFFPAIR	AUDIO	
SPKAMP_SUB_N_OUT	DIFFPAIR	AUDIO	
SPKAMP_R_P_OUT	DIFFPAIR	AUDIO	
SPKAMP_R_N_OUT	DIFFPAIR	AUDIO	
SSM2315_SUB_N	1Y01_DIFFPAIR	AUDIO	
SSM2315_SUB_P	1Y01_DIFFPAIR	AUDIO	
SSM2315_L_N	1Y01_DIFFPAIR	AUDIO	
SSM2315_L_P	1Y01_DIFFPAIR	AUDIO	
SSM2315_R_N	1Y01_DIFFPAIR	AUDIO	
SSM2315_R_P	1Y01_DIFFPAIR	AUDIO	
AUD_LO2_N_R	1Y01_DIFFPAIR	AUDIO	
AUD_LO2_P_R	1Y01_DIFFPAIR	AUDIO	
AUD_LO1_N_R	1Y01_DIFFPAIR	AUDIO	
AUD_LO1_P_R	1Y01_DIFFPAIR	AUDIO	
AUD_LO2_N_L	1Y01_DIFFPAIR	AUDIO	
AUD_LO2_P_L	1Y01_DIFFPAIR	AUDIO	
SPKRAMP_INL_P	1Y01_DIFFPAIR	AUDIO	
SPKRAMP_INL_N	1Y01_DIFFPAIR	AUDIO	
SPKRAMP_INR_P	1Y01_DIFFPAIR	AUDIO	
SPKRAMP_INR_N	1Y01_DIFFPAIR	AUDIO	
SPKRAMP_INSUB_P	1Y01_DIFFPAIR	AUDIO	
SPKRAMP_INSUB_N	1Y01_DIFFPAIR	AUDIO	
USB_TPAD_R_P	USB_85C	USB	
USB_TPAD_R_N	USB_85C	USB	
PP3V3_85	SR_POWER		
PP3V3_80	SR_POWER		
PP1V5_S3RS0	SR_POWER		
GND	GND		

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
Project Specific Constraints			DRAWING NUMBER
Apple Inc.			051-9058
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			6.0.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE
II NOT TO REPRODUCE OR COPY IT			108 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			85 OF 86

K90i Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL3, ISL4, ISL9, ISL10, ISL11, BOTTOM			NO_TYPS, BGA			MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.165 MM			
40_OHM_SE	ISL10	N	0.126 MM	0.126 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	ISL3, ISL4, ISL9	Y	0.126 MM	0.126 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.190 MM	0.1 MM			
37_OHM_SE	ISL10	N	0.145 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	ISL3, ISL4, ISL9	Y	0.145 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.210 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.235 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	ISL10	N	0.140MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.1 MM		0.190 MM	0.190 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.111 MM		0.200 MM	0.200 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.068 MM	0.068 MM		0.250 MM	0.250 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.068 MM	0.068 MM		0.250 MM	0.250 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.081 MM	0.081 MM		0.250 MM	0.250 MM

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.145 MM			
48_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5x1_SPACING	*	0.15 MM	?
2x1_SPACING	*	0.2 MM	?
2.5x1_SPACING	*	0.25 MM	?
3x1_SPACING	*	0.3 MM	?
4x1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
6X_DIELECTRIC	*	0.420 MM	?
7X_DIELECTRIC	*	0.490 MM	?

www.qdzbwx.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
PCB Rule Definitions			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
109 OF 109		86 OF 86	