

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2010-10-12

SCHEM, FLYING_DUTCHMAN, MLB, K91F

REV B RELEASE, 01/31/11

Page	(.csa)	Contents	Sync	Date	Page	(.csa)	Contents	Sync	Date	Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER	46	51	LPC+SPI Debug Connector	K18_MLB	04/27/2010	91	101	Memory Constraints	K18_MLB	04/27/2010
2	2	System Block Diagram	K17_REF	06/30/2009	47	52	SMBus Connections	K18_MLB	04/27/2010	92	102	PCH Constraints 1	K92_MLB	08/09/2010
3	3	Power Block Diagram	K17_REF	06/30/2009	48	53	Voltage & Load Side Current Sensing	K91_DINESH	08/16/2010	93	103	PCH Constraints 2	K92_MLB	08/09/2010
4	4	Revision History	MASTER	MASTER	49	54	High Side and CPU/AXG Current Sensing	K91_DINESH	10/29/2010	94	104	Ethernet/FW Constraints	K91_ERIC	08/03/2010
5	5	BOM Configuration	K17_REF	05/28/2009	50	55	Thermal Sensors	K91_DINESH	09/22/2010	95	105	T29 Constraints	T29_REF	10/16/2010
6	7	Functional / ICT Test	K18_MLB	04/27/2010	51	56	Fan Connectors	K18_MLB	04/27/2010	96	106	SMC Constraints	K18_MLB	04/27/2010
7	8	Power Aliases	K18_MLB	04/27/2010	52	57	WELLSPRING 1	K91_ERIC	10/08/2010	97	107	GPU (Whistler) CONSTRAINTS	K92_MLB	08/09/2010
8	9	Signal Aliases	K18_MLB	04/27/2010	53	58	WELLSPRING 2	K91_ERIC	07/14/2010	98	108	Project Specific Constraints	K18_MLB	04/27/2010
9	10	CPU DMI/PEG/FDI/RSVD	K92_SUMA	06/21/2010	54	59	Digital Accelerometer	K91_DINESH	08/06/2010	99	109	PCB Rule Definitions	K18_MLB	04/27/2010
10	11	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010	55	61	SPI ROM	K91_BEN	06/08/2010	100	130	DEBUG SENSORS AND ADC	K91_DINESH	08/06/2010
11	12	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010	56	62	AUDIO: CODEC/REGULATOR	K91_AUDIO	09/30/2010	101	132	Power Supplies BIST	K91_DINESH	08/18/2010
12	13	CPU POWER	K92_MLB	08/03/2010	57	63	AUDIO: LINE INPUT FILTER	K91_AUDIO	07/12/2010					
13	14	CPU POWER AND GND	K92_SUMA	06/15/2010	58	65	AUDIO: HEADPHONE FILTER	K91_AUDIO	07/12/2010					
14	16	CPU DECOUPLING-I	K92_MLB	08/19/2010	59	66	AUDIO: SPEAKER AMP	K91_AUDIO	07/12/2010					
15	17	CPU DECOUPLING-II	K92_MLB	08/19/2010	60	67	AUDIO: JACKS	K91_AUDIO	09/30/2010					
16	18	PCH SATA/PCIE/CLK/LPC/SPI	K91_MLB	10/19/2010	61	68	AUDIO: JACK TRANSLATORS	K91_AUDIO	09/21/2010					
17	19	PCH DMI/FDI/GRAPHICS	K92_MLB	07/06/2010	62	69	DC-In & Battery Connectors	K91_ERIC	10/08/2010					
18	20	PCH PCI/FLASHCACHE/USB	K92_MLB	07/06/2010	63	70	PBus Supply & Battery Charger	K91_CHANG	07/20/2010					
19	21	PCH MISC	K91_MLB	10/20/2010	64	71	System Agent Supply	K91_ERIC	10/08/2010					
20	22	PCH POWER	K92_MLB	07/06/2010	65	72	5V / 3.3V Power Supply	K91_ERIC	10/08/2010					
21	23	PCH GROUNDS	K92_MLB	04/30/2010	66	73	1.5V DDR3 Supply	K91_ERIC	10/08/2010					
22	24	PCH DECOUPLING	K92_MLB	07/06/2010	67	74	CPU IMVP7 & AXG VCore Regulator	K91_ERIC	10/08/2010					
23	25	CPU & PCH XDP	K91_MLB	10/17/2010	68	75	CPU IMVP7 & AXG VCore Output	K91_ERIC	09/22/2010					
24	26	USB HUBS	K91_ERIC	10/08/2010	69	76	CPU VCCIO (1.05V) Power Supply	K91_ERIC	10/08/2010					
25	28	Chipset Support	K92_MLB	07/06/2010	70	77	Misc Power Supplies	K91_ERIC	11/01/2010					
26	29	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010	71	78	Power FETs	K91_MARY	10/14/2010					
27	30	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010	72	79	Power Control 1/ENABLE	K91_MARY	07/22/2010					
28	31	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010	73	80	Whistler PCI-E	K92_SUMA	06/15/2010					
29	32	CPU Memory S3 Support	K18_MLB	04/27/2010	74	81	Whistler CORE/FB POWER	K92_SUMA	06/15/2010					
30	33	FSB/DDR3/FRAMEBUF Vref Margining	K18_MLB	04/27/2010	75	82	Whistler FRAME BUFFER I/F	K92_MLB	08/03/2010					
31	34	X19/ALS/CAMERA CONNECTOR	K91_MARY	10/08/2010	76	84	GDDR5 Frame Buffer A	K92_MLB	08/19/2010					
32	35	SD READER CONNECTOR	K91_ERIC	10/08/2010	77	85	GDDR5 Frame Buffer B	K92_MLB	08/19/2010					
33	36	T29 Host (1 of 2)	T29_REF	10/12/2010	78	86	Whistler LVDS/DP/GPIO	K92_MLB	12/01/2010					
34	37	T29 Host (2 of 2)	T29_REF	10/12/2010	79	87	Whistler GPIOs & STRAPS	K92_MLB	11/23/2010					
35	38	T29 Power Support	T29_REF	10/12/2010	80	88	Whistler DP PWR/GNDs	K92_SUMA	06/15/2010					
36	39	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010	81	89	GPU (Whistler) CORE SUPPLY	K91_ERIC	12/21/2010					
37	40	Ethernet Connector	K91_TRINHNI	05/26/2010	82	90	LVDS Display Connector	K18_MLB	04/27/2010					
38	41	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010	83	92	Muxed Graphics Support	K92_MLB	11/21/2010					
39	42	FireWire Port & PHY Power	T27_REF	06/10/2010	84	93	DisplayPort/T29 A MUXing	T29_REF	10/16/2010					
40	43	FireWire Connector	T27_REF	06/10/2010	85	94	DisplayPort/T29 A Connector	T29_REF	10/16/2010					
41	45	SATA/IR/SIL Connectors	K91_ERIC	11/08/2010	86	95	1V0 GPU / 1V5 FB Power Supply	K91_ERIC	10/08/2010					
42	46	External USB Connectors	K91_ERIC	10/08/2010	87	96	Graphics MUX (GMUX)	K91_MARY	08/03/2010					
43	48	Front Flex Support	K18_MLB	04/27/2010	88	97	LCD Backlight Driver	K90I_KIRAN	06/25/2010					
44	49	SMC	K91_BEN	07/12/2010	89	99	Power Sequencing EG/PCH S0	K91_MARY	08/03/2010					
45	50	SMC Support	K91_BEN	07/12/2010	90	100	CPU Constraints	K92_MLB	08/09/2010					


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8620	1	SCHEM, MLB, K91	SCH	CRITICAL	
820-2915	1	PCBF, MLB, K91	PCB	CRITICAL	


DRAWING TITLE=MLB
 ABBREV=DRAWING
 LAST_MODIFIED=Mon Jan 31 12:49:37 2011

DRAWING TITLE SCHEM, MLB, K91		DRAWING NUMBER D
Apple Inc.		REVISION
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
PAGE 1 OF 132		SHEET 1 OF 101



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	2 OF 132
		SHEET	2 OF 101

K91 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	3 OF 132
		SHEET	3 OF 101

BOM Variants

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various PCBA variants like 639-1468, 639-1972, etc.

K91 BOM GROUPS

Table with columns: BOM GROUP, BOM OPTIONS. Lists K91_COMMON, K91_COMMON1, K91_COMMON2, etc.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists various module components like CPUs, GPUs, and connectors.

ETHERNET ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists Ethernet ROM variants.

Bar Code Labels / EEEE #'s

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists bar code labels and their corresponding EEEE numbers.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts for various components.

Programmables - All Builds

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable components for all builds.

SMC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SMC components.

EFI ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EFI ROM variants.

PSOC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists PSOC components.

BOM Configuration form with fields for SYNC MASTER, SYNC DATE, Apple Inc. logo, and revision information.

Functional Test Points




























USB PORTS

J5713 (KEY BOARD CONN)

FUNC_TEST


ICT Test Points

NO_TEST NC NO_TESTS



Functional / ICT Test header with Apple logo, drawing number, revision, and page information (7 OF 132, 6 OF 101).

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

Power Aliases

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER: D


REVISION: 72

PAGE: 8 OF 132


SHEET: 7 OF 101




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	9 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	8 OF 101
IV ALL RIGHTS RESERVED			



CPU DMI / PEG / FDI / RSVD		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	9 OF 101
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			



PAGE TITLE		CPU CLOCK/MISC/JTAG	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	11 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC DATE=06/15/2010

CPU DDR3 INTERFACES

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 12 OF 132
 SHEET: 11 OF 101



PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.
NOTE: Intel validation sense lines per doc 439028 rev1.0
HR_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=K92.MLB SYNC DATE=08/03/2010

CPU POWER		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			13 OF 132
		SHEET	12 OF 101




PAGE TITLE		CPU POWER AND GND	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 101	
IV ALL RIGHTS RESERVED			

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side.




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING



CPU VCCPLL Low pass filter


SYNC MASTER=K92.MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	16 OF 132
		SHEET	14 OF 101

VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):

Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402





CPU VCCSA DECOUPLING

Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402


PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



SYNC MASTER=K92 MLB SYNC DATE=08/19/2010

CPU DECOUPLING-II		DRAWING NUMBER	D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	17 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K91 MLB SYNC DATE=10/19/2010

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: [] SIZE: D


REVISION: []

BRANCH: []


PAGE: 18 OF 132

SHEET: 16 OF 101


UNUSED clock terminations for FCIM MODE



PAGE TITLE		SYNC MASTER=K92 MLB		SYNC DATE=07/06/2010	
PCH PCI / FLASHCACHE / USB					
Apple Inc.		DRAWING NUMBER	SIZE		
		REVISION	D		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		20 OF 132			
II NOT TO REPRODUCE OR COPY IT		SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		18 OF 101			
IV ALL RIGHTS RESERVED					




PAGE TITLE		PCH POWER	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 101	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K92.MLB SYNC DATE=04/30/2010

PCH GROUNDS		DRAWING NUMBER	SIZE
Apple Inc.			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 132
		SHEET	21 OF 101



SYNC MASTER=K92.MLB SYNC DATE=07/06/2010

PAGE TITLE		DRAWING NUMBER	
PCH DECOUPLING		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		22 OF 101	
IV ALL RIGHTS RESERVED			



BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM0_0, HUB1_NONREM0_1
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM1_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM1_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM1_0
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM1_1
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM1_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM1_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM1_0

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600, U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600, U2650	CRITICAL	USBHUB_2061
338S0923	2	SMSC USX2513B	U2600, U2650	CRITICAL	USBHUB_2513B

T29 - no longer used, pulled up to 3V3 S0

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010


USB HUBS

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 26 OF 132
SHEET: 24 OF 101


Platform Reset Connections





Ethernet WAKE# Isolation



PCH Reset Button




ENET_MEDIA_SENSE ISOLATION CIRCUIT



System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
 VDDIO_25M_B: Ethernet power rail for XTAL circuit.
 VDDIO_25M_C: T29 power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.



SYNC MASTER=K92.MLB		SYNC DATE=07/06/2010	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	28 OF 132
		SHEET	25 OF 101

	8	7	6	5	4	3	2	1		
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0							
	91 11 6	MEM A DQS N<0>	==	MEM A DQS N<0>	26	91 11 6	MEM B DQS N<0>	==	MEM B DQS N<0>	26
	91 11 6	MEM A DQS P<0>	==	MEM A DQS P<0>	26	91 11 6	MEM B DQS P<0>	==	MEM B DQS P<0>	26
	91 11 6	MEM A DQ<7>	==	MEM A DQ<3>	26	91 11 6	MEM B DQ<7>	==	MEM B DQ<6>	26
	91 11 6	MEM A DQ<6>	==	MEM A DQ<6>	26	91 11 6	MEM B DQ<6>	==	MEM B DQ<3>	26
	91 11 6	MEM A DQ<5>	==	MEM A DQ<5>	26	91 11 6	MEM B DQ<5>	==	MEM B DQ<5>	26
	91 11 6	MEM A DQ<4>	==	MEM A DQ<4>	26	91 11 6	MEM B DQ<4>	==	MEM B DQ<4>	26
	91 11 6	MEM A DQ<3>	==	MEM A DQ<7>	26	91 11 6	MEM B DQ<3>	==	MEM B DQ<1>	26
	91 11 6	MEM A DQ<2>	==	MEM A DQ<0>	26	91 11 6	MEM B DQ<2>	==	MEM B DQ<7>	26
	91 11 6	MEM A DQ<1>	==	MEM A DQ<1>	26	91 11 6	MEM B DQ<1>	==	MEM B DQ<2>	26
	91 11 6	MEM A DQ<0>	==	MEM A DQ<2>	26	91 11 6	MEM B DQ<0>	==	MEM B DQ<0>	26
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1							
	91 11 6	MEM A DQS N<1>	==	MEM A DQS N<1>	26	91 11 6	MEM B DQS N<1>	==	MEM B DQS N<1>	26
	91 11 6	MEM A DQS P<1>	==	MEM A DQS P<1>	26	91 11 6	MEM B DQS P<1>	==	MEM B DQS P<1>	26
	91 11 6	MEM A DQ<15>	==	MEM A DQ<15>	26	91 11 6	MEM B DQ<15>	==	MEM B DQ<15>	26
	91 11 6	MEM A DQ<14>	==	MEM A DQ<14>	26	91 11 6	MEM B DQ<14>	==	MEM B DQ<14>	26
	91 11 6	MEM A DQ<13>	==	MEM A DQ<12>	26	91 11 6	MEM B DQ<13>	==	MEM B DQ<13>	26
	91 11 6	MEM A DQ<12>	==	MEM A DQ<13>	26	91 11 6	MEM B DQ<12>	==	MEM B DQ<12>	26
	91 11 6	MEM A DQ<11>	==	MEM A DQ<10>	26	91 11 6	MEM B DQ<11>	==	MEM B DQ<11>	26
	91 11 6	MEM A DQ<10>	==	MEM A DQ<11>	26	91 11 6	MEM B DQ<10>	==	MEM B DQ<10>	26
	91 11 6	MEM A DQ<9>	==	MEM A DQ<9>	26	91 11 6	MEM B DQ<9>	==	MEM B DQ<9>	26
	91 11 6	MEM A DQ<8>	==	MEM A DQ<8>	26	91 11 6	MEM B DQ<8>	==	MEM B DQ<8>	26
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2							
	91 11 6	MEM A DQS N<2>	==	MEM A DQS N<2>	26	91 11 6	MEM B DQS N<2>	==	MEM B DQS N<2>	26
	91 11 6	MEM A DQS P<2>	==	MEM A DQS P<2>	26	91 11 6	MEM B DQS P<2>	==	MEM B DQS P<2>	26
	91 11 6	MEM A DQ<23>	==	MEM A DQ<23>	26	91 11 6	MEM B DQ<23>	==	MEM B DQ<23>	26
	91 11 6	MEM A DQ<22>	==	MEM A DQ<22>	26	91 11 6	MEM B DQ<22>	==	MEM B DQ<22>	26
	91 11 6	MEM A DQ<21>	==	MEM A DQ<17>	26	91 11 6	MEM B DQ<21>	==	MEM B DQ<21>	26
	91 11 6	MEM A DQ<20>	==	MEM A DQ<20>	26	91 11 6	MEM B DQ<20>	==	MEM B DQ<20>	26
	91 11 6	MEM A DQ<19>	==	MEM A DQ<19>	26	91 11 6	MEM B DQ<19>	==	MEM B DQ<19>	26
	91 11 6	MEM A DQ<18>	==	MEM A DQ<18>	26	91 11 6	MEM B DQ<18>	==	MEM B DQ<18>	26
	91 11 6	MEM A DQ<17>	==	MEM A DQ<16>	26	91 11 6	MEM B DQ<17>	==	MEM B DQ<17>	26
	91 11 6	MEM A DQ<16>	==	MEM A DQ<21>	26	91 11 6	MEM B DQ<16>	==	MEM B DQ<16>	26
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3							
	91 11 6	MEM A DQS N<3>	==	MEM A DQS N<3>	26	91 11 6	MEM B DQS N<3>	==	MEM B DQS N<3>	26
	91 11 6	MEM A DQS P<3>	==	MEM A DQS P<3>	26	91 11 6	MEM B DQS P<3>	==	MEM B DQS P<3>	26
	91 11 6	MEM A DQ<31>	==	MEM A DQ<31>	26	91 11 6	MEM B DQ<31>	==	MEM B DQ<31>	26
	91 11 6	MEM A DQ<30>	==	MEM A DQ<30>	26	91 11 6	MEM B DQ<30>	==	MEM B DQ<30>	26
	91 11 6	MEM A DQ<29>	==	MEM A DQ<29>	26	91 11 6	MEM B DQ<29>	==	MEM B DQ<29>	26
	91 11 6	MEM A DQ<28>	==	MEM A DQ<28>	26	91 11 6	MEM B DQ<28>	==	MEM B DQ<28>	26
	91 11 6	MEM A DQ<27>	==	MEM A DQ<27>	26	91 11 6	MEM B DQ<27>	==	MEM B DQ<27>	26
	91 11 6	MEM A DQ<26>	==	MEM A DQ<26>	26	91 11 6	MEM B DQ<26>	==	MEM B DQ<26>	26
	91 11 6	MEM A DQ<25>	==	MEM A DQ<25>	26	91 11 6	MEM B DQ<25>	==	MEM B DQ<25>	26
	91 11 6	MEM A DQ<24>	==	MEM A DQ<24>	26	91 11 6	MEM B DQ<24>	==	MEM B DQ<24>	26
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4							
	91 11 6	MEM A DQS N<4>	==	MEM A DQS N<4>	26	91 11 6	MEM B DQS N<4>	==	MEM B DQS N<4>	26
	91 11 6	MEM A DQS P<4>	==	MEM A DQS P<4>	26	91 11 6	MEM B DQS P<4>	==	MEM B DQS P<4>	26
	91 11 6	MEM A DQ<39>	==	MEM A DQ<38>	26	91 11 6	MEM B DQ<39>	==	MEM B DQ<39>	26
	91 11 6	MEM A DQ<38>	==	MEM A DQ<37>	26	91 11 6	MEM B DQ<38>	==	MEM B DQ<38>	26
	91 11 6	MEM A DQ<37>	==	MEM A DQ<39>	26	91 11 6	MEM B DQ<37>	==	MEM B DQ<37>	26
	91 11 6	MEM A DQ<36>	==	MEM A DQ<33>	26	91 11 6	MEM B DQ<36>	==	MEM B DQ<36>	26
	91 11 6	MEM A DQ<35>	==	MEM A DQ<35>	26	91 11 6	MEM B DQ<35>	==	MEM B DQ<35>	26
	91 11 6	MEM A DQ<34>	==	MEM A DQ<34>	26	91 11 6	MEM B DQ<34>	==	MEM B DQ<34>	26
	91 11 6	MEM A DQ<33>	==	MEM A DQ<32>	26	91 11 6	MEM B DQ<33>	==	MEM B DQ<33>	26
	91 27 26 11 6	MEM A DQ<32>	==	MEM A DQ<32>	26	91 27 26 11 6	MEM B DQ<32>	==	MEM B DQ<32>	26
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5							
	91 11 6	MEM A DQS N<5>	==	MEM A DQS N<5>	26	91 11 6	MEM B DQS N<5>	==	MEM B DQS N<5>	26
	91 11 6	MEM A DQS P<5>	==	MEM A DQS P<5>	26	91 11 6	MEM B DQS P<5>	==	MEM B DQS P<5>	26
	91 11 6	MEM A DQ<47>	==	MEM A DQ<47>	26	91 11 6	MEM B DQ<47>	==	MEM B DQ<47>	26
	91 11 6	MEM A DQ<46>	==	MEM A DQ<41>	26	91 11 6	MEM B DQ<46>	==	MEM B DQ<46>	26
	91 11 6	MEM A DQ<45>	==	MEM A DQ<43>	26	91 11 6	MEM B DQ<45>	==	MEM B DQ<45>	26
	91 11 6	MEM A DQ<44>	==	MEM A DQ<44>	26	91 11 6	MEM B DQ<44>	==	MEM B DQ<44>	26
	91 11 6	MEM A DQ<43>	==	MEM A DQ<40>	26	91 11 6	MEM B DQ<43>	==	MEM B DQ<43>	26
	91 11 6	MEM A DQ<42>	==	MEM A DQ<46>	26	91 11 6	MEM B DQ<42>	==	MEM B DQ<42>	26
	91 11 6	MEM A DQ<41>	==	MEM A DQ<42>	26	91 11 6	MEM B DQ<41>	==	MEM B DQ<41>	26
	91 11 6	MEM A DQ<40>	==	MEM A DQ<45>	26	91 11 6	MEM B DQ<40>	==	MEM B DQ<40>	26
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6							
	91 27 26 11 6	MEM A DQS N<6>	==	MEM A DQS N<6>	26	91 27 26 11 6	MEM B DQS N<6>	==	MEM B DQS N<6>	26
	91 27 26 11 6	MEM A DQS P<6>	==	MEM A DQS P<6>	26	91 27 26 11 6	MEM B DQS P<6>	==	MEM B DQS P<6>	26
	91 11 6	MEM A DQ<55>	==	MEM A DQ<49>	26	91 11 6	MEM B DQ<55>	==	MEM B DQ<55>	26
	91 11 6	MEM A DQ<54>	==	MEM A DQ<54>	26	91 11 6	MEM B DQ<54>	==	MEM B DQ<54>	26
	91 11 6	MEM A DQ<53>	==	MEM A DQ<55>	26	91 11 6	MEM B DQ<53>	==	MEM B DQ<53>	26
	91 11 6	MEM A DQ<52>	==	MEM A DQ<52>	26	91 11 6	MEM B DQ<52>	==	MEM B DQ<52>	26
	91 11 6	MEM A DQ<51>	==	MEM A DQ<51>	26	91 11 6	MEM B DQ<51>	==	MEM B DQ<51>	26
	91 11 6	MEM A DQ<50>	==	MEM A DQ<50>	26	91 11 6	MEM B DQ<50>	==	MEM B DQ<50>	26
	91 11 6	MEM A DQ<49>	==	MEM A DQ<53>	26	91 11 6	MEM B DQ<49>	==	MEM B DQ<49>	26
	91 11 6	MEM A DQ<48>	==	MEM A DQ<48>	26	91 11 6	MEM B DQ<48>	==	MEM B DQ<48>	26
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7							
	91 11 6	MEM A DQS N<7>	==	MEM A DQS N<7>	26	91 11 6	MEM B DQS N<7>	==	MEM B DQS N<7>	26
	91 11 6	MEM A DQS P<7>	==	MEM A DQS P<7>	26	91 11 6	MEM B DQS P<7>	==	MEM B DQS P<7>	26
	91 11 6	MEM A DQ<63>	==	MEM A DQ<59>	26	91 11 6	MEM B DQ<63>	==	MEM B DQ<63>	26
	91 11 6	MEM A DQ<62>	==	MEM A DQ<58>	26	91 11 6	MEM B DQ<62>	==	MEM B DQ<62>	26
	91 11 6	MEM A DQ<61>	==	MEM A DQ<56>	26	91 11 6	MEM B DQ<61>	==	MEM B DQ<61>	26
	91 11 6	MEM A DQ<60>	==	MEM A DQ<61>	26	91 11 6	MEM B DQ<60>	==	MEM B DQ<60>	26
	91 11 6	MEM A DQ<59>	==	MEM A DQ<63>	26	91 11 6	MEM B DQ<59>	==	MEM B DQ<59>	26
	91 11 6	MEM A DQ<58>	==	MEM A DQ<62>	26	91 11 6	MEM B DQ<58>	==	MEM B DQ<58>	26
	91 11 6	MEM A DQ<57>	==	MEM A DQ<57>	26	91 11 6	MEM B DQ<57>	==	MEM B DQ<57>	26
	91 11 6	MEM A DQ<56>	==	MEM A DQ<60>	26	91 11 6	MEM B DQ<56>	==	MEM B DQ<56>	26

SYNC MASTER=K92 SIMA SYNC DATE=05/10/2011

DDR3 Byte/Bit Swaps

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 30 OF 132
 SHEET: 27 OF 101


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0DIMM_SCL
 - =I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Expansion" (bottom) slot

SYNC_MASTER=K92_SUMA		SYNC_DATE=06/23/2010	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	31 OF 132
		SHEET	28 OF 101


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$$

$$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$$

$$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$$




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 101	
IV ALL RIGHTS RESERVED			

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMRGN_NOT

Page Notes

- Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
- Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA
- BOM options provided by this page:
 VREFMRGN - Stuffs VREF Margining Circuitry.
 VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 33 OF 132
 SHEET: 30 OF 101

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 000H, 0201	L3470,L3471,L3473,L3474		

3V S3 WLAN FET



MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)





AIRPORT

BLUETOOTH


Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%



ALS CAMERA



SYNC MASTER=K91 MARY		SYNC DATE=10/08/2010	
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	31 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PCIE T29 R2D C P<0>	C3600	10k 16V X5R 402	PCIE T29 R2D P<0>	V19
PCIE T29 R2D C N<0>	C3601	10k 16V X5R 402	PCIE T29 R2D N<0>	T19
PCIE T29 R2D C P<1>	C3602	10k 16V X5R 402	PCIE T29 R2D P<1>	P19
PCIE T29 R2D C N<1>	C3603	10k 16V X5R 402	PCIE T29 R2D N<1>	M19
PCIE T29 R2D C P<2>	C3604	10k 16V X5R 402	PCIE T29 R2D P<2>	K19
PCIE T29 R2D C N<2>	C3605	10k 16V X5R 402	PCIE T29 R2D N<2>	H19
PCIE T29 R2D C P<3>	C3606	10k 16V X5R 402	PCIE T29 R2D P<3>	F19
PCIE T29 R2D C N<3>	C3607	10k 16V X5R 402	PCIE T29 R2D N<3>	D19

TP T29 MONDC0	R3610	NO STUFF	T29 MONDC0	B21
TP T29 MONDC1	R3611	NO STUFF	T29 MONDC1	A20
TP T29 MONOBSP	C3615	10k 16V X5R 402	T29 MONOBSP	K17
TP T29 MONOBSN	C3616	10k 16V X5R 402	T29 MONOBSN	M17

T29 CLKREQ ISOL L	P3	PCIE_CLKREQ_0*
T29 GPIO<1>	M4	PCIE_CLKREQ_1*
T29 GPIO<2>	M5	PCIE_CLKREQ_2*
T29 RSVD	L4	PCIE_CLKREQ_3*
T29 SPI MOSI	P1	EE_DI
T29 SPI MISO	M1	EE_DO
T29 SPI CS L	N2	EE_CS*
T29 SPI CLK	L2	EE_CLK
T29 THERMD P	A2	THERM_DP
T29 TEST EN	E4	TEST_EN
TP T29 TEST POINT 0	P5	TEST_POINT_0
TP T29 TEST POINT 1	M6	TEST_POINT_1
TP T29 TEST POINT 2	M5	TEST_POINT_2
T29 TEST POINT 3	L6	TEST_POINT_3

DP T29SNK0 ML P<3>	AA4	DPSNK0_ML_LANE_3P
DP T29SNK0 ML N<3>	Y3	DPSNK0_ML_LANE_3N
DP T29SNK0 ML P<2>	AA6	DPSNK0_ML_LANE_2P
DP T29SNK0 ML N<2>	Y5	DPSNK0_ML_LANE_2N
DP T29SNK0 ML P<1>	AA8	DPSNK0_ML_LANE_1P
DP T29SNK0 ML N<1>	Y7	DPSNK0_ML_LANE_1N
DP T29SNK0 ML P<0>	AA10	DPSNK0_ML_LANE_0P
DP T29SNK0 ML N<0>	Y9	DPSNK0_ML_LANE_0N
DP T29SNK0 AUXCH P	V1	DPSNK0_AUX_CHP
DP T29SNK0 AUXCH N	W2	DPSNK0_AUX_CHN
DP T29SNK0 HPD	V5	DPSNK0_HOT_PLUG_DET
DP T29SNK1 ML P<3>	V9	DPSNK1_ML_LANE_3P
DP T29SNK1 ML N<3>	U8	DPSNK1_ML_LANE_3N
DP T29SNK1 ML P<2>	V11	DPSNK1_ML_LANE_2P
DP T29SNK1 ML N<2>	U10	DPSNK1_ML_LANE_2N
DP T29SNK1 ML P<1>	U12	DPSNK1_ML_LANE_1P
DP T29SNK1 ML N<1>	U12	DPSNK1_ML_LANE_1N
DP T29SNK1 ML P<0>	V15	DPSNK1_ML_LANE_0P
DP T29SNK1 ML N<0>	U14	DPSNK1_ML_LANE_0N
DP T29SNK1 AUXCH P	V7	DPSNK1_AUX_CHP
DP T29SNK1 AUXCH N	U6	DPSNK1_AUX_CHN
DP T29SNK1 HPD	U4	DPSNK1_HOT_PLUG_DET

T29 R2D C P<0>	A6	PRT0_T29T_P
T29 R2D C N<0>	A4	PRT0_T29T_N
T29 D2R P<0>	C4	PRT0_T29R_P
T29 D2R N<0>	C2	PRT0_T29R_N
T29 LSEO<0>	J6	T29_0_LSEO
T29 LSOE<0>	K5	T29_0_LSOE
T29 R2D C P<1>	A10	PRT1_T29T_P
T29 R2D C N<1>	A8	PRT1_T29T_N
T29 D2R P<1>	C8	PRT1_T29R_P
T29 D2R N<1>	C6	PRT1_T29R_N
T29 LSEO<1>	G6	T29_1_LSEO
T29 LSOE<1>	H5	T29_1_LSOE
I2C T29 SDA	F3	T29_SDA
I2C T29 SCL	F5	T29_SCL




SYNC MASTER=T29 REF SYNC DATE=10/12/2010

T29 Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION: 1
PAGE: 36 OF 132
SHEET: 33 OF 101



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A


A

8 7 6 5 4 3 2 1

SYNC MASTER=T29_REF		SYNC DATE=10/12/2010	
PAGE TITLE T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 37 OF 132	SHEET 34 OF 101

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP, VDDP & LX pin. VFB must always connect to =PPIV2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.



LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.


No MS (Memory Stick) Insert feature needed. Control signal to light LED or control SD bus power. SDCONN WP

BCM57765 supports both active-levels for WP.

SR_DISABLE must be pulled down to use internal SR. IPD has a race condition.


PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change. NOTE: ENETM requires SI pull-down instead of SO.

ETHERNET PHY (CAESAR IV) header with Apple Inc. logo, drawing number D, revision, and page information (39 OF 132, 36 OF 101).



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 41 OF 132	SHEET 38 OF 101


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FWPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V05FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



- Dual-purpose output:
- 1) 5K Pull-down Detect when FW_PWR_EN is low.
 - 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.


3.3V FW Switch



Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



LSI FireWire PHY requires 1.0V.
 To avoid an extra power supply,
 1.05V is used with a series R
 to reduce voltage.

PAGE TITLE		SYNC DATE=06/10/2010	
FireWire Port & PHY Power		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33. FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




Cable Power

CRITICAL L4310 FERR-250-OHM Note: Trace PPVP_FW_PORT1 must handle up to 5A




PORT 1 BILINGUAL




SYNC MASTER=T27 REF		SYNC DATE=06/10/2010	
FireWire Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		PAGE	43 OF 132
		SHEET	40 OF 101

SATA ODD Connector

ODD Power Control



SATA HDD / IR / SIL Connector



Internally PD ~150K
Write: 0xB6 Read: 0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

SYNC MASTER=K91.ERIC SYNC DATE=11/08/2010


SATA/IR/SIL Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 45 OF 132
SHEET: 41 OF 101

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

Left USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin

USB/SMC Debug Mux




Left USB Port B












SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 132
		SHEET	42 OF 101

IR SUPPORT




SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE Front Flex Support			
DRAWING NUMBER D		SIZE D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 48 OF 132		SHEET 43 OF 101	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




PAGE TITLE		SYNC DATE=07/12/2010	
PAGE TITLE		SYNC DATE=07/12/2010	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 132
		SHEET	44 OF 101


SMC Reset "Button", Supervisor & AVREF Supply





Debug Power "Buttons"





SMC Crystal Circuit





System (Sleep) LED Circuit



SMC FSB to 3.3V Level Shifting




BATLOW# Isolation




PAGE TITLE		SYNC DATE=07/12/2010	
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	50 OF 132
		SHEET	45 OF 101


LPC+SPI Connector



SPI Bus Series Termination




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	51 OF 132
		SHEET	46 OF 101




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			52 OF 132
		SHEET	47 OF 101


8 7 6 5 4 3 2 1
PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




AXG Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter



DDR3 1.5V S3 Current Sense / Filter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	4	RES, 020M, 0402	C5308, C5327, C5367, C5377		ISNS_ON:NO


SYNC MASTER=K91 DINESH SYNC DATE=08/16/2010

Voltage & Load Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
PAGE	53 OF 132
SHEET	48 OF 101



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S090	2	RES, 020M, 0402	C5451, C5461		ISNS_ON/NO

SYNC MASTER=K91 DINESH SYNC DATE=10/29/2010


High Side and CPU/AXG Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 54 OF 132
SHEET: 49 OF 101


GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack




CPU Proximity/CPU Die/PCH Proximity/LVDS Connector Proximity



T29 Proximity



SYNC MASTER=K91 DINESH		SYNC DATE=09/22/2010	
PAGE TITLE Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 132
		SHEET	50 OF 101





SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 132
		SHEET	51 OF 101

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA 80UA	2.55 KOHM	0.0255 V 0.204 V	0.255E-6 W 16.32E-6 W
3V3 LDO	VDD VOUT	60MA (MAX) 60MA (MAX)	10 OHM 0.2 OHM	0.6 V 0.012 V	36E-3 W 0.72E-3 W
PSOC	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V 0.021 V	96E-6 W 294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




TPAD Buttons Disable




PAGE TITLE		SYNC DATE=10/08/2010	
WELLSPRING 1		DRAWING NUMBER	SIZE D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



IPD Flex Connector




Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.


Keyboard Backlight Connector



SYNC MASTER=K91_ERIC		SYNC DATE=07/14/2010	
PAGE TITLE WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	58 OF 132
		SHEET	53 OF 101




Desired orientation when placed on board bottom-side (view thru top):




Circle indicates pin 1 location when placed in correct orientation

SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2010	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			59 OF 132
		SHEET	54 OF 101




SYNC_MASTER=K91_BEN		SYNC_DATE=06/08/2010	
PAGE TITLE SPI ROM			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	61 OF 132
		SHEET	55 OF 101

AUDIO CODEC
APPLE P/N 353S3199



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234




NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
 SE FSINPUT= 1.22VRMS
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		DRAWING NUMBER	
AUDIO: CODEC/REGULATOR		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		56 OF 101	
IV ALL RIGHTS RESERVED			


LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
NET RIN = 18K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.14 VRMS




SYNC MASTER=K91_AUDIO		SYNC DATE=07/12/2010	
PAGE TITLE AUDIO: LINE INPUT FILTER			
DRAWING NUMBER D		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 63 OF 132	
		SHEET 57 OF 101	

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC_MASTER=K91_AUDIO		SYNC_DATE=07/12/2010	
PAGE TITLE AUDIO: HEADPHONE FILTER			
DRAWING NUMBER D		SIZE D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 65 OF 132		SHEET 58 OF 101	

3X MONO SPEAKER AMPLIFIERS (SSM2375)
APN: 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = ~737 HZ
1ST ORDER FC (SUB) = ~90 HZ





SYNC MASTER=K91_AUDIO		SYNC DATE=07/12/2010	
PAGE TITLE AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 66 OF 132	SHEET 59 OF 101



MIC CONNECTOR
Dual DMIC removed. Added single analog mic like K18.
Sept 21st 2010

Place this in place of DMIC connector J6780

AUDIO JACK 1 LO/HP JACK, SPDIF TX



SPEAKER CONNECTOR



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=K91 AUDIO		SYNC DATE=09/30/2010	
PAGE TITLE			
AUDIO: JACKS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	67 OF 132
		SHEET	60 OF 101

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3


PORT B LEFT (HEADSET MIC)
HP=80HZ, LP=8.82KHZ




PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B RIGHT (BUILT-IN MIC)



EXTRACTION NOTIFICATION




PORT C DETECT (LINE-IN)



SYNC MASTER=K91 AUDIO		SYNC DATE=09/21/2010	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


MagSafe DC Power Jack



1-Wire OverVoltage Protection


The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

BIL CONNECTOR




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



BATTERY CONNECTOR



SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	69 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	62 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



FROM ADAPTER
PPDCIN_G3H

Inrush Limiter

Reverse-Current Protection

ACIN pin threshold is 3.2V, +/- 50mV
Divider sets ACIN threshold at 13.55V
Input impedance of ~40K meets sparkarchitecture requirements


30mA max load
PP5V1_CHGR_VDDP

Max Current = 8A
(L7030 limit)
f = 400 kHz

TO SYSTEM
PPBUS_G3H

TO/FROM BATTERY
PPVBAT_G3H_CONN

SYNC MASTER=K91_CHANG		SYNC DATE=07/20/2010	
PAGE TITLE PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			70 OF 132
		SHEET	63 OF 101



6A Max Output
f = 300 kHz


$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1	IC, ISL95870A, PWM, 2BIT-VID, RSMOT-SNSE, 20P	U7100	CRITICAL	

SYNC MASTER=K91.ERIC SYNC DATE=10/08/2010
 System Agent Supply
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	71 OF 132
SHEET	64 OF 101



SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	72 OF 132
		SHEET	65 OF 101

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
1.5V DDR3 Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		73 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		66 OF 101	
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

8

7

6

5

4


3

2


1

69 68 67 66 64 49 7 PPVIN S5 HS COMPUTING ISNS


PHASE 1




PHASE 2



PHASE 3





PP5V S0



69 68 67 66 64 49 7 PPVIN S5 HS COMPUTING ISNS

AXG PHASE



Additional Input Bulk Caps

SYNC MASTER=K91 ERIC		SYNC DATE=09/22/2011	
PAGE TITLE			
CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5


4

3

2


1

CPU VCCIO (1.05V S0) Regulator




SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2011	
CPU VCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	69 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




1.5V S0 Regulator













CAESAR IV 1.2V INT.VR CMPTS



1.2V S0 (GMUX) Regulator



PAGE TITLE		SYNC DATE=11/01/2010	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		77 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		70 OF 101	



SYNC MASTER=K91 MARY SYNC DATE=10/14/2010

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	D
REVISION	
PAGE	78 OF 132
SHEET	71 OF 101

U7880 default Turn on delay EN--> on is 200-650us.


S5 Rail Enables & PGOOD

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


3.3V, 5V S3 ENABLE




3.3V/5.0V S4 ENABLE




3.3V/5.0V Sus ENABLE




S0 ENABLE




CPUVCORE ENABLE




S0 Rail PGOOD (BJT Version)




3.3V SUS Detect



ENET Enable Generation



S0 Rail PGOOD Circuitry



Thresholds: (ISL Version in development)

- VDD: 2.734V-3.010V
- V2MON: 2.815V-3.099V
- V3MON: 0.572V-0.630V
- V4MON: 0.572V-0.630V

Worst-Case Thresholds:

- Q2: 0.XXXV
- Q3: 0.640V
- 3.3V w/Divider: 2.345V
- Q4: 0.660V

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED

79 OF 132


72 OF 101

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PL1XVDD
 - =PPIV2_GPU_PEX_IOVDDDD
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=K92 SUMA		SYNC DATE=06/15/2010	
PAGE TITLE			
Whistler PCI-E			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		80 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		73 OF 101	
IV ALL RIGHTS RESERVED			

Power aliases required by this page:


- PPFVCORE_GPU
- PPFV18_V18_GPU_FB_VDDR1
- PPFV18_GPU_VDD_CT
- PPFV18_GPU_PLL
- PPFV18_GPU_VDDR3
- PPFV18_GPU_VDDR4
- PPFV18_GPU_MEM_PLL
- PPFV18_GPU_PCIE_VDDR
- PPFV18_GPU_PCIE_VDDC

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=K92_SUMA SYNC DATE=06/15/2010

Whistler CORE/FB POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: D

REVISION:

BRANCH:


PAGE: 81 OF 132

SHEET: 74 OF 101

Power aliases required by this page:
 - =PPIV5S0GPU_ISNS
 - =PPIV5R1V35_FB_CAL
 - =PPIV5R1V35_FB_REF

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=K92.MLB SYNC DATE=08/03/2010

Whistler FRAME BUFFER I/F

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 PAGE: 82 OF 132
 SHEET: 75 OF 101

Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:
GPU:WHISTLER is the BOM option called out on all Rs and Cs on this page

D

C

B

A

D

C

B

A




















Table with metadata including SYNC_MASTER=K92.MLB, SYNC_DATE=08/19/2010, GDDR5 Frame Buffer A, Apple Inc. logo, and page numbers 84 OF 132 and 76 OF 101.

Page Notes

Power aliases required by this page:
- PPIV5_S0GPU_ISNS
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

D

C

B








A

D

C

B

A



Metadata block containing: SYNC MASTER=K92.MLB, SYNC DATE=08/19/2010, GDDR5 Frame Buffer B, Apple Inc. logo, DRAWING NUMBER D, REVISION, BRANCH, PAGE 85 OF 132, SHEET 77 OF 101, and a notice of proprietary property.

Power aliases required by this page:
 - PPIV8_GPU_I2C
 - PPIV8_GPU_VREFG
 - PPIV8_GPU_DPLL
 - PPIV0_GPU_DPLL
 - PPIV0_GPU_TS

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



VRAM BOM OPTION TABLE

	VRAM_DVP0 (STUFF R8613?)	VRAM_DVP1 (STUFF R8612?)	VRAM_DVP2 (STUFF R8611?)
K92 SAMSUNG 1G	NO	NO	YES
K92 HYNIX 1G	YES	NO	YES
K91F SAMSUNG 512M	NO	NO	NO
K91F HYNIX 512M	NO	YES	NO
K91F SAMSUNG 1G	YES	NO	NO
K91F HYNIX 1G	YES	YES	NO

NOTE: AMD STRAPS FOR IDENTIFYING VRAM VENDOR & SIZE FOR WHISTLER

- K92 Samsung 1G - NOSTUFF R8613, NOSTUFF R8612, STUFF R8611
- K92 Hynix 1G - STUFF R8613, NOSTUFF R8612, STUFF R8611
- K91FSamsung 512M - NOSTUFF R8613, NOSTUFF R8612, NOSTUFF R8611
- K91FHynix 512M - NOSTUFF R8613, STUFF R8612, NOSTUFF R8611
- K91FSamsung 1G - STUFF R8613, NOSTUFF R8612, NOSTUFF R8611
- K91FHynix 1G - STUFF R8613, STUFF R8612, NOSTUFF R8611

NO STRAP CHANGES ARE REQUIRED FOR SEYMOUR BASED SYSTEMS




SYNC MASTER=K92_MLB SYNC DATE=12/01/2010

Whistler LVDS/DP/GPIO

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 86 OF 132
 SHEET: 78 OF 101



SYNC MASTER=K92 MLB		SYNC DATE=11/23/2010	
Whistler GPIOs & STRAPS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		PAGE	87 OF 132
		SHEET	79 OF 101

GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

GPU VCore Setpoints not up-to-date!

K91F Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID1P11V	GPUVID4_0, GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_1

VIMON = 31 x Io x Rsns x (1 + Ris2/Ris1)
 In K9x, the equation will be:
 VIMON = 31 x Io x R8940 x (1+ R8902/R8901)
 VIMON = 31x Io x 1mOhm x 2.074 = Io x 64.29 mV/A

SYNC_MASTER=K91_ERIC SYNC_DATE=12/21/2010


GPU (Whistler) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 89 OF 132
 SHEET: 81 OF 101


LCD (LVDS) INTERFACE




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
LVDS Display Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 101	
IV ALL RIGHTS RESERVED			

LVDS Transmitter Termination

All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG



T29/DP HOT PLUG IN

LVDS DDC MUX



SYNC MASTER=K92.MLB SYNC DATE=11/21/2010

Muxed Graphics Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 92 OF 132
SHEET: 83 OF 101

T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.

DP A Super-Driver

PS8301 I2C Addresses:


A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.


Port A MCU

=T29_WAKE_L:
use PCIE_WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.




SYNC MASTER=T29 REF		SYNC DATE=10/16/2010	
PAGE TITLE			
DisplayPort/T29 A MUXing		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		93 OF 132	
SHEET		84 OF 101	



SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
PAGE TITLE 1V0 GPU / 1V5 FB Power Supply			
DRAWING NUMBER D		SIZE D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 95 OF 132		SHEET 86 OF 101	


GMUX CPLD

LVDS Receiver Termination





Signal	Value	Component	Notes
LVDS IG A CLK P	100	R9650	1% 1/20W MF 201
LVDS IG A DATA P<0>	100	R9651	1% 1/20W MF 201
LVDS IG A DATA P<1>	100	R9652	1% 1/20W MF 201
LVDS IG A DATA P<2>	100	R9653	1% 1/20W MF 201
LVDS IG B DATA P<0>	100	R9654	1% 1/20W MF 201
LVDS IG B DATA P<1>	100	R9655	1% 1/20W MF 201
LVDS IG B DATA P<2>	100	R9656	1% 1/20W MF 201
LVDS EG A CLK P	100	R9660	1% 1/20W MF 201
LVDS EG A DATA P<0>	100	R9661	1% 1/20W MF 201
LVDS EG A DATA P<1>	100	R9662	1% 1/20W MF 201
LVDS EG A DATA P<2>	100	R9663	1% 1/20W MF 201
LVDS EG B DATA P<0>	100	R9664	1% 1/20W MF 201
LVDS EG B DATA P<1>	100	R9665	1% 1/20W MF 201
LVDS EG B DATA P<2>	100	R9666	1% 1/20W MF 201

Required Pullups




Required Pulldowns



A

A

PAGE TITLE		SYNC DATE=08/03/2010	
Apple Inc.		DRAWING NUMBER	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	96 OF 132
		SHEET	87 OF 101



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3S	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.40	R9717, R9718, R9719		BKLT:ENG
103S0198	3S	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.40	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K901 KIR&VNC DATE=06/25/2010

LCD Backlight Driver

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 97 OF 132
SHEET: 88 OF 101


GPU Rail Sequencing

Whistler GPU requires rails to come up in the following order:


- 1) GPU_3.3V
- 2) GPUVcore
- 3) GPU_1.0V
- 4) GPU_1.8V/GDDR5 1.5/1.35V




PCH S0 PWRGD



EXT GPU PWRGD Pullup



Unused PGOOD signal



SYNC MASTER=K91 MARY		SYNC DATE=08/03/2010	
PAGE TITLE Power Sequencing EG/PCH S0			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			99 OF 132
		SHEET	89 OF 101

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	6 9 17
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	9 17
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	9 17
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	6 9 17
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	6 9 17
	CPU_50S	CPU_AGTL	FDI FSYNCL1..0>	6 9 17
	CPU_50S	CPU_AGTL	FDI LSYNCL1..0>	6 9 17
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M_CPU_P	10 16
	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M_CPU_N	10 16
	CPU_50S	CPU_AGTL	FDI INT	6 9 17
CPU_PECT	CPU_50S	PCIE	CPU PECT	10 19 44
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM_PWRGD	10 17 29
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP CPU_PWRGD	23
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET_L	10 23 25
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP	XDP CPU_PRDY_L	10 23
XDP_CPU_PREO_L	CPU_50S	CPU_ITP	XDP CPU_PREO_L	10 23
CPU_SM_RCOMP0	CPU_27P4S	CPU_COMP	CPU SM_RCOMP0	
CPU_SM_RCOMP1	CPU_27P4S	CPU_COMP	CPU SM_RCOMP1	
CPU_SM_RCOMP2	CPU_27P4S	CPU_COMP	CPU SM_RCOMP2	
CPU_CFG<11..0>	CPU_50S	CPU_ITP	CPU CFG<11..0>	9 23
CPU_CFG<17..16>	CPU_50S	CPU_ITP	CPU CFG<17..16>	9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR_L	10
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL	CPU PROC_SEL_L	10 17
TP_CPU_VTT_SELECT	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT	6
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT_L	10 45 67
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM_THRMTRIP_L	10 19
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
ITPXDP_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P	16 23
ITPXDP_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N	16 23
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
CPU_PSI_L	CPU_55S	CPU_8MIL	CPU_PSI_L	
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM_DPRSLEVR	9
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
CPU_PEG_RBIAS	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS	9
CPU_COMP3	CPU_27P4S	CPU_COMP	CPU_COMP3	
CPU_COMP2	CPU_27P4S	CPU_COMP	CPU_COMP2	
CPU_COMP1	CPU_27P4S	CPU_COMP	CPU_COMP1	
CPU_COMP0	CPU_27P4S	CPU_COMP	CPU_COMP0	
XDP_CPU_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
XDP_CPU_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
XDP_CPU_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
XDP_CPU_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
XDP_CPU_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
XDP_BPM_L<3..0>	CPU_50S	CPU_ITP	XDP BPM_L<3..0>	10 23
XDP_BPM_L<7..4>	CPU_50S	CPU_ITP	XDP BPM_L<7..4>	10 23
XDP_CPURST_L	CPU_50S	CPU_ITP	XDP_CPURST_L	23
CPU_VID<6..0>	CPU_55S	CPU_8MIL	CPU_VID<6..0>	6
CPUIMVP_IMON	CPU_50S	CPU_AGTL	CPUIMVP_IMON	
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 67
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 67
CPU_VCCIOSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12 69
CPU_VCCIOSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12 69
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 67
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 67
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	12
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	12
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	12
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	12
GFX_VID<6..0>	CPU_55S	CPU_8MIL	GFX_VID<6..0>	6
GFX_DPRSLEVR	CPU_50S	CPU_AGTL	GFX_DPRSLEVR	
GFX_VR_EN	CPU_50S	CPU_AGTL	GFX_VR_EN	
GFXIMVP_IMON	CPU_50S	CPU_AGTL	GFXIMVP_IMON	
PEG_R2D_P<7..0>	PCIE_85D	PCIE	PEG_R2D_P<7..0>	73
PEG_R2D_N<7..0>	PCIE_85D	PCIE	PEG_R2D_N<7..0>	73
PEG_R2D_C_P<7..0>	PCIE_85D	PCIE	PEG_R2D_C_P<7..0>	8 73
PEG_R2D_C_N<7..0>	PCIE_85D	PCIE	PEG_R2D_C_N<7..0>	8 73
PEG_D2R_P<7..0>	PCIE_85D	PCIE	PEG_D2R_P<7..0>	8 73
PEG_D2R_N<7..0>	PCIE_85D	PCIE	PEG_D2R_N<7..0>	8 73
PEG_D2R_C_P<7..0>	PCIE_85D	PCIE	PEG_D2R_C_P<7..0>	73
PEG_D2R_C_N<7..0>	PCIE_85D	PCIE	PEG_D2R_C_N<7..0>	73
CPU_VIDSOUT	CPU_50S	CPU_VID	CPU_VIDSOUT	12 67
CPU_VIDCLK	CPU_50S	CPU_VID	CPU_VIDCLK	12 67
CPU_VIDALERT_L	CPU_50S	CPU_VID	CPU_VIDALERT_L	12 67

SYNC_MASTER=K92_MLB SYNC_DATE=08/09/2010

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 100 OF 132
SHEET: 90 OF 101

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR3:

DQ/DM signals should be matched within 0.508mm of associated DQS pair.
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.

SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	MIN	MAX
	PHYSICAL	SPACING				
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	6.11	26	
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	6.11	26	
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>	6.11	26	
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..0>	6.11	26	
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0>	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	6.11	26	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	6.11	26	
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	6.11	27	
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	6.11	27	
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	6.11	27	
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	6.11	27	
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	6.11	27	
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	6.11	27	
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	6.11	27	
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	6.11	27	
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	6.11	27	
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	6.11	27	
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	6.11	27	
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	6.11	27	
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	6.11	27	
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	6.11	27	
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	6.11	27	
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	6.11	27	
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	6.11	27	
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	6.11	27	
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	6.11	27	
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	6.11	27	
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	6.11	27	
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	6.11	27	
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	6.11	27	
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	6.11	27	
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	6.11	28	
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	6.11	28	
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0>	6.11	28	
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>	6.11	28	
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0>	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	6.11	28	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	6.11	28	
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	6.11	27	
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	6.11	27	
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	6.11	27	
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	6.11	27	
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	6.11	27	
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	6.11	27	
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	6.11	27	
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	6.11	27	
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	6.11	27	
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	6.11	27	
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	6.11	27	
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	6.11	27	
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	6.11	27	
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	6.11	27	
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	6.11	27	
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	6.11	27	
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	6.11	27	
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	6.11	27	
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	6.11	27	
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	6.11	27	
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	6.11	27	
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	6.11	27	
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	6.11	27	
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	6.11	27	

SYNC_MASTER=K18_MLB SYNC_DATE=04/27/2010

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

101 OF 132
91 OF 101

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	10L3, 10L4, 10L9, 10L10	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	10L3, 10L4, 10L9, 10L10	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	10L3, 10L4, 10L9, 10L10	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	10L3, 10L4, 10L9, 10L10	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8 17 83
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8 17 83
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_P<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_N<3>	8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>	18 87
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>	18 87
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_P	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_N	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_P	41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_N	41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_P	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_N	6 41
PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP	16
PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USR_85D	USR	USB_HUB1_UP_P	18 24
USB_HUB1_R2D	USR_85D	USR	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USR_85D	USR	USB_HUB2_UP_P	18 24
USB_HUB2_R2D	USR_85D	USR	USB_HUB2_UP_N	18 24
USB_EXTA	USR_85D	USR	USB_EXTA_P	24 42
USB_EXTA	USR_85D	USR	USB_EXTA_N	24 42
USB_EXTB	USR_85D	USR	USB_EXTB_P	24 42
USB_EXTB	USR_85D	USR	USB_EXTB_N	24 42
USB_EXTC	USR_85D	USR	USB_EXTC_P	8 24
USB_EXTC	USR_85D	USR	USB_EXTC_N	8 24
USB_CAMERA	USR_85D	USR	USB_CAMERA_CONN_P	6 31
USB_CAMERA	USR_85D	USR	USB_CAMERA_CONN_N	6 31
USB_BT	USR_85D	USR	USB_BT_P	24 31
USB_BT	USR_85D	USR	USB_BT_N	24 31
USB_TPAD	USR_85D	USR	USB_TPAD_P	24 52
USB_TPAD	USR_85D	USR	USB_TPAD_N	24 52
USB_IR	USR_85D	USR	USB_IR_P	24 43
USB_IR	USR_85D	USR	USB_IR_N	24 43
PCH_USB_RBIAS	PCH_USB_RBIAS	USR_RBIAS	PCH_USB_RBIAS	18
USB_T29A	USR_85D	USR	USB_T29A_P	8 24
USB_T29A	USR_85D	USR	USB_T29A_N	8 24

SYNC MASTER=K92.MLB		SYNC DATE=08/09/2010	
PCH Constraints 1			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		102 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		92 OF 101	
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL		NET_TYPE	SPACING	
Ⓚ	LPC_AD	LPC_50S	LPC	LPC AD<3..0>		6 16 44 46 87
Ⓚ	LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L		6 16 44 46 87
Ⓚ	LPC_RESET_L	LPC_50S	LPC	LPCPLUS RESET L		6 25 46 87
Ⓚ	PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R		18 25
Ⓚ	CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC CLK33M SMC		25 44
Ⓚ	CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC CLK33M LPCPLUS		6 25 46
Ⓚ	SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK		16 23 26 28 30 41 47 61 88
Ⓚ	SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA		16 23 26 28 30 41 47 61 88
Ⓚ	SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK		16 47
Ⓚ	SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA		16 47
Ⓚ	SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK		16 47
Ⓚ	SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA		16 47
Ⓚ	HDA_BIT_CLK	HDA_50S	HDA	HDA BIT_CLK		16 56
Ⓚ	HDA_50S	HDA	HDA	HDA BIT_CLK R		16
Ⓚ	HDA_SYNC	HDA_50S	HDA	HDA SYNC		16 56
Ⓚ	HDA_50S	HDA	HDA	HDA SYNC R		16
Ⓚ	HDA_RST_L	HDA_50S	HDA	HDA_RST R L		16
Ⓚ	HDA_50S	HDA	HDA	HDA_RST L		16 56
Ⓚ	HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0		16 56
Ⓚ	HDA_50S	HDA	HDA	AUD SDI R		56
Ⓚ	HDA_SDOIT	HDA_50S	HDA	HDA_SDOIT		16 56
Ⓚ	HDA_50S	HDA	HDA	HDA_SDOIT R		16
Ⓚ	SPI_CLK	SPI_55S	SPI	SPI_CLK R		16 46
Ⓚ	SPI_55S	SPI	SPI	SPI_CLK		46
Ⓚ	SPI_MOSI	SPI_55S	SPI	SPI_MOSI R		16 46
Ⓚ	SPI_55S	SPI	SPI	SPI_MOSI		46
Ⓚ	SPI_MISO	SPI_55S	SPI	SPI_MISO		16 46
Ⓚ	SPI_CS0	SPI_55S	SPI	SPI_CS0 R L		16 46
Ⓚ	SPI_55S	SPI	SPI	SPI_CS0 L		46
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_ENET_R2D_P		36
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_ENET_R2D_N		36
Ⓚ	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P		16 36
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_ENET_R2D_C_N		16 36
Ⓚ	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P		16 36
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_ENET_D2R_N		16 36
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_ENET_D2R_C_P		36
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_ENET_D2R_C_N		36
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_AP_R2D_P		6 31
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_AP_R2D_N		6 31
Ⓚ	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P		16 31
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_AP_R2D_C_N		16 31
Ⓚ	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P		6 16 31
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_AP_D2R_N		6 16 31
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_FW_R2D_P		38
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_FW_R2D_N		38
Ⓚ	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P		16 38
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_FW_R2D_C_N		16 38
Ⓚ	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P		16 38
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_FW_D2R_N		16 38
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_FW_D2R_C_P		38
Ⓚ	PCIE_85D	PCIE	PCIE	PCIE_FW_D2R_C_N		38
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCIE_CLK100M_PCH_P		16
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCIE_CLK100M_PCH_N		16
Ⓚ	PCIE_CLK100M_T29	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_T29_P		16 33
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCIE_CLK100M_T29_N		16 33
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCH_CLK96M_DOT_P		16
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCH_CLK96M_DOT_N		16
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCH_CLK100M_SATA_P		16
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCH_CLK100M_SATA_N		16
Ⓚ	CPH_50S	CLK_PCH	CLK_PCH	PCH_CLK14P3M_REFCLK		16
Ⓚ	CPH_50S	CLK_PCH	CLK_PCH	PCH_CLK33M_PCIIN		16 25
Ⓚ	PCIE_CLK100M	CLK_PCH_90D	CLK_PCH	PEG_CLK100M_P		16 73
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PEG_CLK100M_N		16 73
Ⓚ	PCIE_CLK100M_ENET	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_ENET_P		16 36
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCIE_CLK100M_ENET_N		16 36
Ⓚ	PCIE_CLK100M_AP	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_AP_P		16 31
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCIE_CLK100M_AP_N		16 31
Ⓚ	PCIE_CLK100M_FW	CLK_PCH_90D	CLK_PCH	PCIE_CLK100M_FW_P		16 38
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	PCIE_CLK100M_FW_N		16 38
Ⓚ	PCIE_CLK100M_EXCARD	CLK_PCH_90D	CLK_PCH	NC_PCIE_CLK100M_EXCARD_P		8 16
Ⓚ	CLK_PCH_90D	CLK_PCH	CLK_PCH	NC_PCIE_CLK100M_EXCARD_N		8 16
Ⓚ	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3..0>		8 9 33
Ⓚ	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3..0>		8 9 33
Ⓚ	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_P<3..0>		33
Ⓚ	PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_N<3..0>		33
Ⓚ	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_P<3..0>		8 9 33
Ⓚ	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_N<3..0>		8 9 33
Ⓚ	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>		33
Ⓚ	PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>		33

SYNC_MASTER=K92_MLB SYNC_DATE=08/09/2010

PAGE TITLE: PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 103 OF 132
 SHEET: 93 OF 101

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR	*	=3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALI	32 36
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALO	32 36
ENET_50S	ENET_3X	ENET_3X	ENET_RESET_L	32 36
ENET_MDI	ENET_MDI	ENET_MDI	ENET_MDI_P<3..0>	36 37
ENET_MDI	ENET_MDI	ENET_MDI	ENET_MDI_N<3..0>	36 37
ENET_CR	ENET_CR	ENET_CR	SDCONN_DATA_R<7..0>	32
ENET_CR	ENET_CR	ENET_CR	SDCONN_CMD_R	32
ENET_CR	ENET_CR	ENET_CR	SDCONN_CLK_R	32
ENET_CR	ENET_CR	ENET_CR	SDCONN_DATA<7..0>	32 36
ENET_CR	ENET_CR	ENET_CR	SDCONN_CMD	32 36
ENET_CR	ENET_CR	ENET_CR	SDCONN_CLK	32 36
ENET_CR	ENET_CR	ENET_CR	SDCONN_CLK_R_L_32	32 36

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_TP	FW_TP	FW_TP	NC_FW0_TPAP	6 38 40
FW_TP	FW_TP	FW_TP	NC_FW0_TPA	38 40
FW_TP	FW_TP	FW_TP	NC_FW0_TBP	6 38 40
FW_TP	FW_TP	FW_TP	NC_FW0_TBN	6 38 40
FW_TP	FW_TP	FW_TP	FW_PORT1_TPA_P	38 40
FW_TP	FW_TP	FW_TP	FW_PORT1_TPA_N	38 40
FW_TP	FW_TP	FW_TP	FW_PORT1_TPB_P	38 40
FW_TP	FW_TP	FW_TP	FW_PORT1_TPB_N	38 40
Port 2 Not Used				

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DE_80D	T29DE	T29 R2D P<0>
T29_R2D0	T29DE_80D	T29DE	T29 R2D N<0>
T29_R2D1	T29DE_80D	T29DE	T29 R2D P<1>
T29_R2D1	T29DE_80D	T29DE	T29 R2D N<1>
	T29DE_80D	T29DE	T29 R2D C F P<1..0>
	T29DE_80D	T29DE	T29 R2D C F N<1..0>
T29_D2R0	T29DE_100D	T29DE	T29 D2R C P<0>
T29_D2R0	T29DE_100D	T29DE	T29 D2R C N<0>
T29_D2R1	T29DE_100D	T29DE	T29 D2R C P<1>
T29_D2R1	T29DE_100D	T29DE	T29 D2R C N<1>
	T29DE_100D	T29DE	T29DPA D2R1 AUXCH P
	T29DE_100D	T29DE	T29DPA D2R1 AUXCH N
	T29DE_80D	T29DE	DP SDRVA ML C P<3..0>
	T29DE_80D	T29DE	DP SDRVA ML C N<3..0>
	T29DE_80D	T29DE	DP SDRVA ML R P<3..0>
	T29DE_80D	T29DE	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DE_80D	T29DE	DP SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DE_80D	T29DE	DP SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DE_80D	T29DE	DP SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DE_80D	T29DE	DP SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH N
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH C P
DP_SDRVA_AUXCH	T29DE_80D	T29DE	DP SDRVA AUXCH C N
	T29DE_80D	T29DE	T29DPA ML P<3..0>
	T29DE_80D	T29DE	T29DPA ML N<3..0>
	T29DE_80D	T29DE	T29DPA ML C P<3..0>
	T29DE_80D	T29DE	T29DPA ML C N<3..0>
	T29DE_80D	T29DE	DP A EXT AUXCH P
	T29DE_80D	T29DE	DP A EXT AUXCH N
T29_R2D2	T29DE_80D	T29DE	T29 R2D P<2>
T29_R2D2	T29DE_80D	T29DE	T29 R2D N<2>
T29_R2D3	T29DE_80D	T29DE	T29 R2D P<3>
T29_R2D3	T29DE_80D	T29DE	T29 R2D N<3>
	T29DE_80D	T29DE	T29 R2D C F P<3..2>
	T29DE_80D	T29DE	T29 R2D C F N<3..2>
T29_D2R2	T29DE_100D	T29DE	T29 D2R C P<2>
T29_D2R2	T29DE_100D	T29DE	T29 D2R C N<2>
T29_D2R3	T29DE_100D	T29DE	T29 D2R C P<3>
T29_D2R3	T29DE_100D	T29DE	T29 D2R C N<3>
	T29DE_100D	T29DE	T29DPB D2R3 AUXCH P
	T29DE_100D	T29DE	T29DPB D2R3 AUXCH N
	T29DE_80D	T29DE	DP SDRVB ML C P<3..0>
	T29DE_80D	T29DE	DP SDRVB ML C N<3..0>
	T29DE_80D	T29DE	DP SDRVB ML R P<3..0>
	T29DE_80D	T29DE	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DE_80D	T29DE	DP SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DE_80D	T29DE	DP SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DE_80D	T29DE	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DE_80D	T29DE	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH N
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH C P
DP_SDRVB_AUXCH	T29DE_80D	T29DE	DP SDRVB AUXCH C N
	T29DE_80D	T29DE	T29DPB ML P<3..0>
	T29DE_80D	T29DE	T29DPB ML N<3..0>
	T29DE_80D	T29DE	T29DPB ML C P<3..0>
	T29DE_80D	T29DE	T29DPB ML C N<3..0>
	T29DE_80D	T29DE	DP B EXT AUXCH P
	T29DE_80D	T29DE	DP B EXT AUXCH N

Only used on dual-port hosts.

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N
	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
	T29_I2C_55S	T29_I2C	I2C T29_SCL
	T29_I2C_55S	T29_I2C	I2C T29_SDA
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI_CLK
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI_MOSI
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI_MISO
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI_CS_L
	T29DP_80D	T29DP	T29 R2D C P<3..0>
	T29DP_80D	T29DP	T29 R2D C N<3..0>
	T29DP_100D	T29DP	T29 D2R P<3..0>
	T29DP_100D	T29DP	T29 D2R N<3..0>

Only used on hosts supporting T29 video-in

SYNC MASTER=T29_REF SYNC DATE=10/16/2010

T29 Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 105 OF 132
SHEET: 95 OF 101

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	6 31 44 47 53 54
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 31 44 47 53 54
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	44 47 50
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	44 47 50
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	6 31 44 47 50 79
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	6 31 44 47 50 79
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 44 47 52 53
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 44 47 52 53
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	44 47 100
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	44 47 100

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	63
	1T01_DIFFPAIR		CHGR_CSI_N	63
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	63
	1T01_DIFFPAIR		CHGR_CSO_N	63

D

D

C


C

B

B

A

A

SYNC_MASTER=K18_MLB		SYNC_DATE=04/27/2010	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	106 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	96 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR5_45R50SE, GDDR5_45SE, and GDDR5_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR5_CLK, GDDR5_CMD, GDDR5_DATA, and GDDR5_EDC.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D and LVDS_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT and LVDS.

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel. DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. Max length of LVDS/DisplayPort/TMDS traces: 13 inches. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like FB_A0_CLK_P, FB_A0_CLK_N, FB_A1_CLK_P, etc.

GDDR5 FB B Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like FB_B0_CLK_P, FB_B0_CLK_N, FB_B1_CLK_P, etc.

MUXGFX Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like LVDS_A_CLK, LVDS_A_DATA, LVDS_B_CLK, etc.

Whistler Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like GPU_CLK27M, GPU_CLK100M, LVDS_EG_A_CLK, etc.

Metadata block containing: SYNC MASTER=K92.MLB, SYNC DATE=08/09/2010, GPU (Whistler) CONSTRAINTS, Apple Inc. logo, DRAWING NUMBER D, REVISION, BRANCH, PAGE 107 OF 132, SHEET 97 OF 101.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_LTO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_LTO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	10 MM	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RNET_MDI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
ENET_100D	ENETCONN	ENETCONN	ENETCONN	P<3..0>
ENET_100D	ENETCONN	ENETCONN	ENETCONN	N<3..0>
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPUTHMSNS D2 P	50
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPUTHMSNS D2 N	50
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPU_THERMD P	9 50
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	CPU_THERMD N	9 50
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_THERMD P	50
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_THERMD N	50
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_TDIODE P	50 78
SENSE_DIFFPAIR	THERM_LTO1_55S	THERM	GPU_TDIODE N	50 78
SENSE_DIFFPAIR	USB_85D	USB	VCCSAS0 CS P	48 64
SENSE_DIFFPAIR	USB_85D	USB	VCCSAS0 CS N	48 64
SENSE_DIFFPAIR	USB_85D	USB	VCCSAISNS R P	48 64
SENSE_DIFFPAIR	USB_85D	USB	VCCSAISNS R N	48 64
SENSE_DIFFPAIR	USB_85D	USB	ISNS_1V5_S3 R P	48 64
SENSE_DIFFPAIR	USB_85D	USB	ISNS_1V5_S3 R N	48 64
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOS0 CS P	48 69
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOS0 CS N	48 69
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOISNS R P	48 69
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOISNS R N	48 69
SENSE_DIFFPAIR	USB_85D	USB	GPUISNS N	48 69
SENSE_DIFFPAIR	USB_85D	USB	GPUISNS P	48 69
SENSE_DIFFPAIR	USB_85D	USB	ISNS_1V5_S3 N	48 66
SENSE_DIFFPAIR	USB_85D	USB	ISNS_1V5_S3 P	48 66
SENSE_DIFFPAIR	USB_85D	USB	ISNS_AIRPORT N	98
SENSE_DIFFPAIR	USB_85D	USB	ISNS_AIRPORT N	98
SENSE_DIFFPAIR	USB_85D	USB	ISNS_AIRPORT P	98
SENSE_DIFFPAIR	USB_85D	USB	ISNS_AIRPORT P	98
SENSE_DIFFPAIR	USB_85D	USB	ISNS_AIRPORT R N	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_AIRPORT R P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HDD N	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HDD P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HDD R N	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HDD R P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_LCDBKLT N	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_LCDBKLT P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_ODD N	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_ODD P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_ODD R N	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_ODD R P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_PPIV0_S0GPU P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_PPIV0_S0GPU N	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_PPIV0_S0GPU R P	100
SENSE_DIFFPAIR	USB_85D	USB	ISNS_PPIV0_S0GPU R N	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV8_S0GPU P	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV8_S0GPU N	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV8_S0GPU R P	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV8_S0GPU R N	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV5_S0GPU P	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV5_S0GPU N	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV5_S0GPU R P	100
SENSE_DIFFPAIR	USB_85D	USB	PPIV5_S0GPU R N	100
SENSE_DIFFPAIR	USB_85D	USB	CPUIMVP_ISNSIG P	49 68
SENSE_DIFFPAIR	USB_85D	USB	CPUIMVP_ISNSIG N	49 68
SENSE_DIFFPAIR	USB_85D	USB	CPUIMVP_ISNSIG R P	49 68
SENSE_DIFFPAIR	USB_85D	USB	CPUIMVP_ISNSIG R N	49 68
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HS_OTHER P	49 68
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HS_OTHER N	49 68
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HS_GPU P	49 68
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HS_GPU N	49 68
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HS_COMPUTING P	49 68
SENSE_DIFFPAIR	USB_85D	USB	ISNS_HS_COMPUTING N	49 68
SENSE_DIFFPAIR	USB_85D	USB	CPUIMVP_ISNS P	49 68
SENSE_DIFFPAIR	USB_85D	USB	CPUIMVP_ISNS N	49 68
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01 R P	56 59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01 R N	56 59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02 L P	56 59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02 L N	56 59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02 R P	56 59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02 R N	56 59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP LIN P	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP LIN N	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP RIN P	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP RIN N	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP SUBIN P	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP SUBIN N	59

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN P	6 31
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN N	6 31
	1T01_DIFFPAIR		CHGR_CSI R P	63
	1T01_DIFFPAIR		CHGR_CSI R N	63
	1T01_DIFFPAIR		CHGR_CSO R P	49 63
	1T01_DIFFPAIR		CHGR_CSO R N	49 63
(USB_EXTN)	USB_85D	USB	USB2_EXTN_MUXED P	42
(USB_EXTN)	USB_85D	USB	USB2_EXTN_MUXED N	42
(USB_EXTN)	USB_85D	USB	USB2_LT1 P	6 42
(USB_EXTN)	USB_85D	USB	USB2_LT1 N	6 42
			CONN_USB2_BT P	6
			CONN_USB2_BT N	6
			USB_LT2 P	6 42
			USB_LT2 N	6 42
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375L P	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375L N	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375R P	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375R N	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375S P	59
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SSM2375S N	59
			SPKRCONN L OUT P	6 59 60
			SPKRCONN L OUT N	6 59 60
			SPKRCONN R OUT P	6 59 60
			SPKRCONN R OUT N	6 59 60
			SPKRCONN S OUT P	6 59 60
			SPKRCONN S OUT N	6 59 60
	USB_85D	USB	USB_TPAD R P	53
	USB_85D	USB	USB_TPAD R N	53
	SB_POWER		PP3V3_S5	45 55 65 70 71 72 82 85 89
	SB_POWER		PP3V3_S0	45 49 50 51 53 56 60 61 71 72
	SB_POWER		PP1V5_S3RS0	45 49 50 51 53 56 60 61 71 72
	GND		GND	78 82 83 88 89 92 45 46 47

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
Project Specific Constraints			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 108 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET 98 OF 101	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

K91 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM	0.160 MM	0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM	0.190 MM	0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM	0.230 MM	0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.


SYNC MASTER=K18_MLB SYNC DATE=04/27/2010

PCB Rule Definitions


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 109 OF 132
SHEET: 99 OF 101



SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2011	
PAGE TITLE			
DEBUG SENSORS AND ADC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	PAGE
II NOT TO REPRODUCE OR COPY IT		130	132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	100
IV ALL RIGHTS RESERVED		100	101



SYNC MASTER=K91 DINESH		SYNC DATE=08/18/2011	
Power Supplies BIST			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			132 OF 132
		SHEET	101 OF 101