

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
B	0000876898	PRODUCTION RELEASED		2010-03-19

MLB, "DYN" SCHEMATIC

03/19/2010

Page	Contents	Sync
1	Table of Contents	K24_MLB 01/19/2009
2	System Block Diagram	K24_MLB 01/19/2009
3	Power Block Diagram	K24_MLB 01/19/2009
4	BOM Configuration	K24_MLB 01/19/2009
5	Revision History	K24_MLB 01/19/2009
6	Revision History	K24_MLB 01/19/2009
7	FUNC TEST	K24_MLB 02/04/2009
8	Power Aliases	K24_MLB 02/04/2009
9	SIGNAL ALIAS	K24_MLB 02/04/2009
10	CPU FSB	K24_MLB 04/06/2009
11	CPU Power & Ground	K24_MLB 04/06/2009
12	CPU Decoupling	K24_MLB 03/30/2009
13	eXtended Debug Port(MiniXDP)	K24_MLB 02/25/2009
14	MCP CPU Interface	K24_MLB 04/06/2009
15	MCP Memory Interface	K24_MLB 04/06/2009
16	MCP Memory Misc	K24_MLB 04/06/2009
17	MCP PCIe Interfaces	K24_MLB 04/06/2009
18	MCP Ethernet & Graphics	K24_MLB 04/06/2009
19	MCP PCI & LPC	K24_MLB 04/06/2009
20	MCP SATA & USB	K24_MLB 04/06/2009
21	MCP HDA & MISC	K24_MLB 03/24/2009
22	MCP Power & Ground	K24_MLB 04/06/2009
23	MCP Standard Decoupling	K24_MLB 04/06/2009
24	MCP Graphics Support	K24_MLB 04/06/2009
25	SB Misc	K24_MLB 02/15/2009
26	FSB/DDR3 Vref Margining	K24_MLB 04/06/2009
27	DDR3 SO-DIMM Connector A	K24_MLB 02/05/2009
28	DDR3 SO-DIMM Connector B	K24_MLB 02/05/2009
29	DDR3 Support	K24_MLB 04/06/2009
30	X16 WIRELESS CONNECTOR	K24_MLB 01/27/2009
31	Ethernet PHY (RTL8211CL)	K24_MLB 04/06/2009
32	Ethernet & AirPort Support	K24_MLB 04/06/2009
33	ETHERNET CONNECTOR	K24_MLB 04/06/2009
34	SATA Connectors	K24_MLB 01/19/2009
35	External USB Connectors	K24_MLB 02/05/2009

Page	Contents	Sync
36	SMC	K24_MLB 04/02/2009
37	SMC Support	K24_MLB 02/04/2009
38	LPC+SPI Debug Connector	K24_MLB 02/15/2009
39	K84 SMBUS CONNECTIONS	K24_MLB 01/19/2009
40	VOLTAGE SENSING	K24_MLB 04/06/2009
41	Current Sensing	K24_MLB 01/27/2009
42	Thermal Sensors	K24_MLB 02/04/2009
43	Fan	K24_MLB 04/06/2009
44	WELLSPRING 1	K24_MLB 03/04/2009
45	WELLSPRING 2	K24_MLB 02/25/2009
46	SMS	K24_MLB 03/04/2009
47	DEBUG SENSORS AND ADC	K19_DGCLB 02/25/2009
48	SPI ROM	K24_MLB 02/15/2009
49	AUDIO: CODEC/REGULATOR	AT000 06/09/2009
50	AUDIO: LINE INPUT FILTER	AT000 06/09/2009
51	AUDIO: HEADPHONE FILTER	AT000 06/09/2009
52	AUDIO: SPEAKER AMP	AT000 03/16/2010
53	AUDIO: JACK	AT000 06/09/2009
54	AUDIO: JACK TRANSLATORS	AT000 06/09/2009
55	DC-In & Battery Connectors	K24_MLB 02/05/2009
56	PBUS Supply/Battery Charger	K24_MLB 02/05/2009
57	5V/3.3V SUPPLY	K24_MLB 02/05/2009
58	1.5V/0.75V DDR3 SUPPLY	K24_MLB 03/03/2009
59	IMVP6 CPU VCore Regulator	K24_MLB 02/15/2009
60	MCP CORE REGULATOR	K24_MLB 02/04/2009
61	CPU VTT(1.05V) SUPPLY	K24_MLB 03/24/2009
62	MISC POWER SUPPLIES	K24_MLB 02/15/2009
63	POWER SEQUENCING	K24_MLB 02/15/2009
64	POWER FETS	K24_MLB 02/15/2009
65	LVDS CONNECTOR	K24_MLB 02/15/2009
66	DISPLAYPORT SUPPORT	K24_MLB 04/06/2009
67	DisplayPort Connector	K24_MLB 04/06/2009
68	LCD Backlight Driver (MC34845)	VEM001_X191 02/09/2009
69	LCD Backlight Support	K24_MLB 04/06/2009
70	CPU/FSB Constraints	K24_MLB 04/06/2009

Page	Contents	Sync
71	Memory Constraints	K24_MLB 04/06/2009
72	MCP Constraints 1	K24_MLB 03/30/2009
73	MCP Constraints 2	K24_MLB 04/06/2009
74	Ethernet Constraints	K24_MLB 04/06/2009
75	SMC Constraints	K24_MLB 04/06/2009
76	K84 SPECIAL CONSTRAINTS	K24_MLB 01/19/2009
77	K84 RULE DEFINITIONS	K24_MLB 01/19/2009

www.laptop-schematics.com

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8568	1	SCHEM_MLB_DYN_K84A	SCM	CRITICAL	
820-2883	1	PCBP_MLB_DYN_K84A	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB_DYN,K84	
Apple Inc.	DRAWING NUMBER	051-8568	SIZE D
	REVISION	B.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 77	
IV ALL RIGHTS RESERVED			

8

7

6

5


4

3

2

1

K84A POWER SYSTEM ARCHITECTURE



PAGE TITLE Power Block Diagram		
Apple Inc.	DRAWING NUMBER 051-8568	SIZE D
REVISION B.0.0		
BRANCH		
PAGE 3 OF 109		
SHEET 3 OF 77		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

BOM Variants		
BOM NUMBER	BOM NAME	BOM OPTIONS
639-1144	PCBA_MLB_DYN_FOX DDR CONN_K84	K84_COMMON_PVT,CPU:2.26GHZ_FOX_DDR_CONN_EEEE_DD2X
639-1145	PCBA_MLB_DYN_MLX DDR CONN_K84	K84_COMMON_PVT,CPU:2.26GHZ_MLX_DDR_CONN_EEEE_DD2Y
085-1651	K84_MLB_DYN DEVELOPMENT PVT	K84_DEVEL_PVT

BAR CODE LABELS / EEEE #'S

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL_P/N LABEL_PCB_28MM X 6 MM	[EEEE_DD2X]	CRITICAL	EEEE_DD2X
826-4393	1	LBL_P/N LABEL_PCB_28MM X 6 MM	[EEEE_DD2Y]	CRITICAL	EEEE_DD2Y

BOM Groups	
BOM GROUP	BOM OPTIONS
K84_COMMON	COMMON,ALTERNATE,K84_MCP,K84_MISC,K84_DEBUG_ENG,K84_PROGPARTS
K84_COMMON_PVT	COMMON,ALTERNATE,K84_MCP,K84_MISC,K84_DEBUG_PROD,K84_PROGPARTS
K84_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K84_MISC	ONWIRE_PU_DP_ESD,MIKEY,LD0_NO_MEM_SENSE,1P05_HIGH_SIDE_SENSE,MCP_T_DIODE_SENSOR,MCPMC_DIGITIMP_YES
K84_PROGPARTS	BOOTROM_PROD,SMC_PROD,WELLSRING_PROD
K84_DEBUG_ENG	SMC_DEBUG_YES,XDP
K84_DEBUG_PVT	DEVEL_BOM_PVT,SMC_DEBUG_YES,XDP_NO_VREFMRGN
K84_DEBUG_PROD	SMC_DEBUG_YES,XDP,LPCPLUS_NOT_NO_VREFMRGN
K84_DEVEL_ENG	DEBUG_ADC,XDP_CONN,LPCPLUS_VREFMRGN
K84_DEVEL_PVT	XDP_CONN,LPCPLUS_VREFMRGN

Module Parts					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33753769	1	FOC_ELD077.2.26.25W.1066.80.3M.BGA_V7550	U1000	CRITICAL	CPU:2.26GHZ
33880710	1	IC_SMC_MCP79_35X35MM.BGA1437.B03	U1400	CRITICAL	MCP_B03
51680706	1	CONN_204P_SOD1MM_SOCKET_DDR3_RAM_BGA	J3200	CRITICAL	FOX_DDR_CONN
516-0201	1	CONN_204P_SOD1MM_P+0.6MM	J3100	CRITICAL	FOX_DDR_CONN
51680790	1	CONN_204P_SOD1MM_SOCKET_DDR3_RAM_ROM/SC	J3200	CRITICAL	MLX_DDR_CONN
516-0213	1	CONN_204P_SOD1MM_P+0.6MM_HF	J3100	CRITICAL	MLX_DDR_CONN
452-1708	4	SCR_M1_430_35X6.0.04.80.3.BLA_M97	SCREEN1,SCREEN2,SCREEN3,SCREEN4	CRITICAL	
514-0704	1	CONN_SCF7_RJ45_PLASTIC_HF_K83/K84	J3900	CRITICAL	
514-0705	2	CONN_SCF7_USB_4P_PLASTIC_HF_K83/K84	J4600,J4610	CRITICAL	
514-0706	1	CONN_SCF7_MCP_20P_PLASTIC_HF_K83/K84	J9400	CRITICAL	
35382718	1	IC_15L88042_4x V MOUNT_2.78/2.86V_TOP89	U7870	CRITICAL	
870-1885	4	FOOD_F18_MED_MOISE-IMPROVED_K84	Z80900,Z80901,Z80902,Z80903	CRITICAL	
870-1885	3	FOOD_F18_MED_MOISE-IMPROVED_K84	Z80908,Z80909,Z80911	CRITICAL	
870-1886	5	FOOD_F18_TALL_MOISE-IMPROVED_K84	Z80904,Z80905,Z80906,Z80907,Z80910	CRITICAL	
870-1886	5	FOOD_F18_TALL_MOISE-IMPROVED_K84	Z80912,Z80913,Z80914,Z80915,Z80919	CRITICAL	
870-1887	3	FOOD_F18_THIN_MOISE-IMPROVED_K84	Z80917,Z80918,Z80916	CRITICAL	
51880774	1	CONN_SCF7_69P_P+0.4.UTE.UT 1.0	J1300	CRITICAL	XDP_CONN
33753680	1	FOC_L002.PRD.2.40.25W.1066.80.3M.BGA	U1000	CRITICAL	CPU:2.4GHZ

35382718 IS NEW INTERSIL PART FOR FIXING B4 DONGLE ISSUE
 514-0704 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0692 PART FOR RJ45 CONNECTOR
 514-0705 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0689 PART FOR USB CONNECTORS
 514-0706 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0691 PART FOR MINI DP CONNECTOR
 514-0718 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0694 PART FOR AUDIO CONNECTOR

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1651	1	K84_MLB_DYN DEVELOPMENT PVT	DEVEL_PVT	CRITICAL	DEVEL_BOM_PVT


Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880563	1	IC_SMC_M88/2117_303MM_TLP_HF	U4900	CRITICAL	SMC_BLANK
34182485	1	IC_SMC_K84	U4900	CRITICAL	SMC_PROD
33500610	1	IC_FLASH_SPT_32MBIT_3.3V_80MHZ_8-SOP	U6100	CRITICAL	BOOTROM_BLANK
34170281	1	IC_PRODROM_SPT_BOOTROM_K84A	U6100	CRITICAL	BOOTROM_PROD
33782983	1	IC_PROD+ W/ USB_56 PIN_MCP_C19C24794	U5701	CRITICAL	WELLSRING_BLANK
34182491	1	IC_WELLSRING_CONTROLLER_K84	U5701	CRITICAL	WELLSRING_PROD

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280693	15280778		ALL	DALE/VISHAY, MANLAYERS AS ALTERNATE
15280796	15280688		ALL	TOWNE AS ALTERNATE
15780058	15780055		ALL	DELTA AS ALTERNATE
13880603	13880602		ALL	MURATA AS ALTERNATE
12880093	12880218		ALL	KEMET AS ALTERNATE
15280874	15280516		ALL	MANLAYERS AS ALTERNATE
15280847	15280886		ALL	MANLAYERS AS ALTERNATE
10480018	10480023		ALL	DALE/VISHAY AS ALTERNATE
35382989	35382811		ALL	15L88042-753394 AS ALTERNATE

BOARD STACK-UP



SYNC MASTER=K24_MLB SYNC DATE=01/19/2009

BOM Configuration

Apple Inc.

DRAWING NUMBER: 051-8568 SIZE: D
 REVISION: B.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 4 OF 109
 SHEET: 4 OF 77

Functional Test Points

FAN CONNECTORS FUNC_TEST

889	TRUE	PP5VRT S0	7 8
890	TRUE	FAN_RT_PWM	43
891	TRUE	FAN_RT_TACH	43
(NEED TO ADD 1 GND TP)			

MIC FUNC_TEST

892	TRUE	BI_MIC_LO	52 53
893	TRUE	BI_MIC_HI	52 53
894	TRUE	BI_MIC_SHIELD	52 53

SPEAKER FUNC_TEST

895	TRUE	SPKRAMP_L_N_OUT	52
896	TRUE	SPKRAMP_L_P_OUT	52
897	TRUE	SPKRAMP_R_N_OUT	52
898	TRUE	SPKRAMP_R_P_OUT	52
899	TRUE	SPKRAMP_SUB_N_OUT	52
900	TRUE	SPKRAMP_SUB_P_OUT	52

LVDS FUNC_TEST

901	TRUE	PP3V3_LCDVDD_SW_F	7 64 (NEED 2 TP)
902	TRUE	PP3V3_S0_LCD_F	64
903	TRUE	PPVOUT_S0_LCDBKLT	7 47 64 67 (NEED 2 TP)
904	TRUE	LVDS_IG_DDC_CLK	18 64
905	TRUE	LVDS_IG_DDC_DATA	18 64
906	TRUE	LVDS_IG_A_DATA_N<0>	18 64 71
907	TRUE	LVDS_IG_A_DATA_P<0>	18 64 71
908	TRUE	LVDS_IG_A_DATA_N<1>	18 64 71
909	TRUE	LVDS_IG_A_DATA_P<1>	18 64 71
910	TRUE	LVDS_IG_A_DATA_N<2>	18 64 71
911	TRUE	LVDS_IG_A_DATA_P<2>	18 64 71
912	TRUE	LVDS_IG_A_CLK_F_N	64 71
913	TRUE	LVDS_IG_A_CLK_F_P	64 71
914	TRUE	LED_RETURN_1	64 67
915	TRUE	LED_RETURN_2	64 67
916	TRUE	LED_RETURN_3	64 67
917	TRUE	LED_RETURN_4	64 67
918	TRUE	LED_RETURN_5	64 67
919	TRUE	LED_RETURN_6	64 67
920	TRUE	PP5V_S3_CAMERA_F	7 64
921	TRUE	USB_CAMERA_CONN_P	64 72
922	TRUE	USB_CAMERA_CONN_N	64 72
(NEED TO ADD 5 GND TP)			

SATA ODD CONN FUNC_TEST

923	TRUE	PP5V_SW_ODD	(NEED 2 TP) 7 34 47
924	TRUE	SMC_ODD_DETECT	34 36
925	TRUE	SATA_ODD_D2R_C_P	34 71
926	TRUE	SATA_ODD_D2R_C_N	34 71
927	TRUE	SATA_ODD_R2D_P	34 71
928	TRUE	SATA_ODD_R2D_N	34 71
(NEED TO ADD 2 GND TP)			

SATA HDD/SIL FUNC_TEST

929	TRUE	PP5V_S0_HDD_FLT	(NEED 2 TP) 7 34
930	TRUE	SATA_HDD_R2D_P	34 71
931	TRUE	SATA_HDD_R2D_N	34 71
932	TRUE	SATA_HDD_D2R_C_P	34 71
933	TRUE	SATA_HDD_D2R_C_N	34 71
934	TRUE	SYS_LED_ANODE_R	34
(NEED TO ADD 3 GND TP)			

BATT POWER CONN FUNC_TEST

935	TRUE	SMBUS_SMC_BSA_SCL	39 74
936	TRUE	SMBUS_SMC_BSA_SDA	39 74
937	TRUE	SYS_DETECT_L	54
938	TRUE	BATT_POS_F	54 55 (NEED 2 TP)
(NEED TO ADD 2 GND TP)			

HALL EFFECT CONNECTOR FUNC_TEST

939	TRUE	PP3V42_G3H	7 8
940	TRUE	SMC_LID_R	54

X16 WIRELESS CONN FUNC_TEST

941	TRUE	PP3V3_S3_BT_F	30
942	TRUE	CONN_PCIE_MINI_D2R_P	30 71
943	TRUE	CONN_PCIE_MINI_D2R_N	30 71
944	TRUE	CONN_PCIE_MINI_R2D_P	30 71
945	TRUE	CONN_PCIE_MINI_R2D_N	30 71
946	TRUE	PCIE_CLK100M_MINI_CONN_P	30 71
947	TRUE	PCIE_CLK100M_MINI_CONN_N	30 71
948	TRUE	PP3V3_WLAN	7 30 (NEED 2 TP)
949	TRUE	PCIE_WAKE_L	17 30
950	TRUE	CONN_USB2_BT_P	30 72
951	TRUE	CONN_USB2_BT_N	30 72
952	TRUE	MINI_CLKREQ_Q_L	30
953	TRUE	MINI_RESET_CONN_L	30
(NEED TO ADD 2 GND TP)			

IPD_FLEX_CONN FUNC_TEST

954	TRUE	PP3V3_S3_LDO	7 45
955	TRUE	PP18V5_S3	7 45
956	TRUE	Z2_CS_L	44 45
957	TRUE	Z2_DEBUG3	44 45
958	TRUE	Z2_MOSI	44 45
959	TRUE	Z2_MISO	44 45
960	TRUE	Z2_SCLK	44 45
961	TRUE	Z2_BOOST_EN	45
962	TRUE	Z2_HOST_INTN	44 45
963	TRUE	Z2_CLKIN	44 45
964	TRUE	Z2_KEY_ACT_L	44 45
965	TRUE	Z2_RESET	44 45
966	TRUE	PSOC_MISO	44 45
967	TRUE	PSOC_MOSI	44 45
968	TRUE	PSOC_SCLK	44 45
969	TRUE	SMBUS_SMC_A_S3_SDA	39 74
970	TRUE	SMBUS_SMC_A_S3_SCL	39 74
971	TRUE	PSOC_F_CS_L	44 45
972	TRUE	PICKB_L	44 45
(NEED TO ADD 2 GND TP)			

KEYBOARD CONN FUNC_TEST

973	TRUE	PP3V3_S3	7 8
974	TRUE	PP3V42_G3H	7 8
975	TRUE	WS_KBD1	44
976	TRUE	WS_KBD2	44
977	TRUE	WS_KBD3	44
978	TRUE	WS_KBD4	44
979	TRUE	WS_KBD5	44
980	TRUE	WS_KBD6	44
981	TRUE	WS_KBD7	44
982	TRUE	WS_KBD8	44
983	TRUE	WS_KBD9	44
984	TRUE	WS_KBD10	44
985	TRUE	WS_KBD11	44
986	TRUE	WS_KBD12	44
987	TRUE	WS_KBD13	44
988	TRUE	WS_KBD14	44
989	TRUE	WS_KBD15_CAP	44
990	TRUE	WS_KBD16_NUM	44
991	TRUE	WS_KBD17	44
992	TRUE	WS_KBD18	44
993	TRUE	WS_KBD19	44
994	TRUE	WS_KBD20	44
995	TRUE	WS_KBD21	44
996	TRUE	WS_KBD22	44
997	TRUE	WS_KBD23	44
998	TRUE	WS_KBD_ONOFF_L	44
999	TRUE	WS_LEFT_SHIFT_KBD	44
1000	TRUE	WS_LEFT_OPTION_KBD	44
1001	TRUE	WS_CONTROL_KBD	44
(NEED TO ADD 1 GND TP)			

POWER NETS FUNC_TEST

1002	TRUE	PPVCORE_S0_CPU	8
1003	TRUE	PPVCORE_S0_MCP	8
1004	TRUE	PP0V75_S0	8
1005	TRUE	PP1V05_S0	8
1006	TRUE	PP1V5_S0	8
1007	TRUE	PP1V8_S0	8
1008	TRUE	PP5VLT_S0	8
1009	TRUE	PP5VRT_S0	7 8
1010	TRUE	PP3V3_S0	8
1011	TRUE	PP1V5_S3	8
1012	TRUE	PP3V3_S3	7 8
1013	TRUE	PP5V_S3	8
1014	TRUE	PP1V1R1V05_S5	8
1015	TRUE	PP3V3_S5	8
1016	TRUE	PP3V42_G3H	7 8
1017	TRUE	PPBUS_G3H	8
1018	TRUE	PP3V3_ENET_PHY	8
1019	TRUE	PP1V2R1V05_ENET	8
1020	TRUE	PP3V3_G3_RTC	21 22 25
1021	TRUE	PP3V3_WLAN	7 30
1022	TRUE	PP5V_SW_ODD	7 34 47
1023	TRUE	PP5V_S0_HDD_FLT	7 34
1024	TRUE	PP3V3_S5_AVREF_SMC	36 37
1025	TRUE	PP18V5_S3	7 45
1026	TRUE	PP3V3_S3_LDO	7 45
1027	TRUE	PP3V3_LCDVDD_SW_F	7 64
1028	TRUE	PPVOUT_S0_LCDBKLT	7 47 64 67
1029	TRUE	PP4V5_AUDIO_ANALOG	49
1030	TRUE	SMC_PM_G2_EN	36 56 62
1031	TRUE	PM_SLP_S4_L	21 36 37 62
1032	TRUE	PM_SLP_S3_L	21 32 36 62 66
1033	TRUE	PP5V_S3_CAMERA_F	7 64

(NEED TO ADD 1 GND TP)

DC POWER CONN FUNC_TEST


1034	TRUE	PP18V5_DCIN_FUSE	(NEED 2 TP) 54
1035	TRUE	ADAPTER_SENSE	54
(NEED TO ADD 2 GND TP)			

SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
FUNC TEST			
Apple Inc.		DRAWING NUMBER 051-8568	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION B.0.0	BRANCH
		PAGE 7 OF 109	SHEET 7 OF 77


"S0,S0M" RAILS




"S3" RAILS




"G3H" RAILS




"ENET" RAILS



"S5" RAILS



PEX & SATA AVDD/DVDD aliases



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

Power Aliases


Apple Inc.

DRAWING NUMBER: 051-8568 SIZE: D

REVISION: B.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 8 OF 109 SHEET: 8 OF 77



PCI-E ALIASES

UNUSED GPU LANES

17	=PEG D2R N<15:0>	==	NC PEG D2R N<15:0>	MAKE_BASE+TRUE
17	=PEG D2R P<15:0>	==	NC PEG D2R P<15:0>	MAKE_BASE+TRUE
17	=PEG R2D C N<15:0>	==	NC PEG R2D C N<15:0>	MAKE_BASE+TRUE
17	=PEG R2D C P<15:0>	==	NC PEG R2D C P<15:0>	MAKE_BASE+TRUE
17	PEG PRSNT L	==	TP PEG PRSNT L	MAKE_BASE+TRUE
17	PEG CLK100M P	==	TP PEG CLK100M P	MAKE_BASE+TRUE
17	PEG CLK100M N	==	TP PEG CLK100M N	MAKE_BASE+TRUE

UNUSED EXPRESS CARD LANE

17	PCIE EXCARD D2R P	==	TP PCIE EXCARD D2R P	MAKE_BASE+TRUE
17	PCIE EXCARD D2R N	==	TP PCIE EXCARD D2R N	MAKE_BASE+TRUE
17	PCIE EXCARD R2D C P	==	TP PCIE EXCARD R2D C P	MAKE_BASE+TRUE
17	PCIE EXCARD R2D C N	==	TP PCIE EXCARD R2D C N	MAKE_BASE+TRUE
17	PCIE EXCARD PRSNT L	==	TP PCIE EXCARD PRSNT L	MAKE_BASE+TRUE
17	EXCARD CLKREQ L	==	TP EXCARD CLKREQ L	MAKE_BASE+TRUE
17	PCIE CLK100M EXCARD P	==	TP PCIE CLK100M EXCARD P	MAKE_BASE+TRUE
17	PCIE CLK100M EXCARD N	==	TP PCIE CLK100M EXCARD N	MAKE_BASE+TRUE

UNUSED FIREWIRE LANE

71	17	PCIE FW D2R P	==	TP PCIE FW D2R P	MAKE_BASE+TRUE
71	17	PCIE FW D2R N	==	TP PCIE FW D2R N	MAKE_BASE+TRUE
71	17	PCIE FW R2D C P	==	TP PCIE FW R2D C P	MAKE_BASE+TRUE
71	17	PCIE FW R2D C N	==	TP PCIE FW R2D C N	MAKE_BASE+TRUE
17	PCIE FW PRSNT L	==	TP PCIE FW PRSNT L	MAKE_BASE+TRUE	
17	FW CLKREQ L	==	TP FW CLKREQ L	MAKE_BASE+TRUE	
17	PCIE CLK100M FW P	==	TP PCIE CLK100M FW P	MAKE_BASE+TRUE	
17	PCIE CLK100M FW N	==	TP PCIE CLK100M FW N	MAKE_BASE+TRUE	


DACS ALIASES

UNUSED CRT & TV-OUT INTERFACE

18	MCP TV DAC RSET	==	NC MCP TV DAC RSET	MAKE_BASE+TRUE
18	MCP TV DAC VREF	==	NC MCP TV DAC VREF	MAKE_BASE+TRUE
18	MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN	MAKE_BASE+TRUE
18	MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT	MAKE_BASE+TRUE
18	CRT IG R C PR	==	NC CRT IG R C PR	MAKE_BASE+TRUE
18	CRT IG G Y Y	==	NC CRT IG G Y Y	MAKE_BASE+TRUE
18	CRT IG B COMP PB	==	NC CRT IG B COMP PB	MAKE_BASE+TRUE
18	CRT IG HSYNC	==	NC CRT IG HSYNC	MAKE_BASE+TRUE
18	CRT IG VSYNC	==	NC CRT IG VSYNC	MAKE_BASE+TRUE


LVDS ALIASES

18	LVDS IG A DATA P<3>	==	NC LVDS IG A DATA P3	MAKE_BASE+TRUE
18	LVDS IG A DATA N<3>	==	NC LVDS IG A DATA N3	MAKE_BASE+TRUE
18	LVDS IG B CLK P	==	NC LVDS IG B CLK P	MAKE_BASE+TRUE
18	LVDS IG B CLK N	==	NC LVDS IG B CLK N	MAKE_BASE+TRUE
18	LVDS IG B DATA P<3:0>	==	NC LVDS IG B DATA P<3:0>	MAKE_BASE+TRUE
18	LVDS IG B DATA N<3:0>	==	NC LVDS IG B DATA N<3:0>	MAKE_BASE+TRUE



MISC MCP79 ALIASES







14	CPH_PECTI_MCP	==	TP CPH_PECTI_MCP	MAKE_BASE+TRUE
19	FW_PME_L	==	TP FW_PME_L	MAKE_BASE+TRUE
17	GMUX_JTAG_TVE_L	==	TP GMUX_JTAG_TVE_L	MAKE_BASE+TRUE
17	GMUX_JTAG_TDO	==	TP GMUX_JTAG_TDO	MAKE_BASE+TRUE
19	GMUX_JTAG_TDI	==	TP GMUX_JTAG_TDI	MAKE_BASE+TRUE
19	GMUX_JTAG_TMS	==	TP GMUX_JTAG_TMS	MAKE_BASE+TRUE
21	MCP_GP10_4	==	MIKEY_MIC_LOAD_DET	MAKE_BASE+TRUE
17	CARDREADER_RESET	==	K84_DYN_CARDREADER_RESET	MAKE_BASE+TRUE



USB ALIASES


UNUSED USB PORTS

20	USB_EXTD_P	==	TP USB_EXTD_P	MAKE_BASE+TRUE
20	USB_EXTD_N	==	TP USB_EXTD_N	MAKE_BASE+TRUE
20	USB_EXCARD_P	==	TP USB_EXCARD_P	MAKE_BASE+TRUE
20	USB_EXCARD_N	==	TP USB_EXCARD_N	MAKE_BASE+TRUE
20	USB_MINI_P	==	TP USB_MINI_P	MAKE_BASE+TRUE
20	USB_MINI_N	==	TP USB_MINI_N	MAKE_BASE+TRUE
20	USB_EXTC_P	==	TP USB_EXTC_P	MAKE_BASE+TRUE
20	USB_EXTC_N	==	TP USB_EXTC_N	MAKE_BASE+TRUE
72	USB_CARDREADER_P	==	TP USB_CARDREADER_P	MAKE_BASE+TRUE
72	USB_CARDREADER_N	==	TP USB_CARDREADER_N	MAKE_BASE+TRUE
72	USB_IR_N	==	TP USB_IR_N	MAKE_BASE+TRUE
72	USB_IR_P	==	TP USB_IR_P	MAKE_BASE+TRUE




SYNC MASTER=K24_MLB SYNC DATE=02/04/2009

Apple Inc.		DRAWING NUMBER	051-8568	SIZE	D
		REVISION	B.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	9 OF 109	SHEET	9 OF 77



SYNC FROM T18
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
CPU FSB			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	10 OF 109
		SHEET	10 OF 77




SYNC FROM T18
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
CPU Power & Ground			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8568	D
		REVISION	
		B.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	11 OF 109
		SHEET	11 OF 77


CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402




SYNC FROM T18
 REMOVE NO STUFF CAPS C1220 TO C1231
 REMOVE C1244 & C1245
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

SYNC MASTER=K24 MLB		SYNC DATE=03/30/2009	
CPU Decoupling			
DRAWING NUMBER		051-8568	
REVISION		B.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		12 OF 109	
SHEET		12 OF 77	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
USE WITH 920-0782 ADAPTER FLEX TO SUPPORT CPU, MCP DEBUGGING.


MCP79-specific pinout



← Direction of XDP module

Please avoid any obstructions
ON ODD-NUMBERED SIDE OF J1300

SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
eXtended Debug Port (MiniXDP)			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	13 OF 109
		SHEET	13 OF 77




www.laptopcheats.com

www.laptopcheats.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP CPU Interface			
Apple Inc.		DRAWING NUMBER	051-8568
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	B.0.0
		PAGE	14 OF 109
		SHEET	14 OF 77

Current numbers from email Poonacha Koonetira provided 11/30/2007 4:04pm (no official document numbers).



SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Memory Interface


Apple Inc.

DRAWING NUMBER: 051-8568 SIZE: D

REVISION: B.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 15 OF 109 SHEET: 15 OF 77



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Memory Misc			
Apple Inc.		DRAWING NUMBER	051-8568
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	B.0.0
		PAGE	16 OF 109
		SHEET	16 OF 77

Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).




PCI EXPRESS

If PE0 interface is not used, ground DVDD0_PEX and AVDD0_PEX.
 If PE1 interface is not used, ground DVDD1_PEX and AVDD1_PEX.

PLACEMENT_NOTE=Place within 12.7mm of U1400

SYNC MASTER=K24_MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP PCIe Interfaces			
		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	17 OF 109
		SHEET	17 OF 77
		SIZE	D



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MI	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a 85 pull-up.

RGB DAC Disable:
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
 Okay to float all TV_DAC signals.
 Okay to float XTALIN_TV and XTALOUT_TV.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20k pull-down required on DP_HPD_DET.
 NOTE: 1k pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFX at 1.8V
 Dual-channel TMDS: Power +VDD_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10k to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMIX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMIX_INT for systems with GMIX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Ethernet & Graphics


Apple Inc.

DRAWING NUMBER: 051-8568 SIZE: D


REVISION: B.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 18 OF 109 SHEET: 18 OF 77



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP PCI & LPC			
		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	19 OF 109
		SHEET	19 OF 77




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP SATA & USB			
Apple Inc.		DRAWING NUMBER	051-8568
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	B.0.0
		PAGE	20 OF 109
		SHEET	20 OF 77



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default. LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FMW, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



SYNC MASTER=K24 MLB SYNC DATE=03/24/2009

MCP HDA & MISC

Apple Inc.


DRAWING NUMBER: 051-8568 SIZE: D

REVISION: B.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 21 OF 109 SHEET: 21 OF 77

Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).




www.laptopchematics.com

www.laptopchematics.com

www.laptopchematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP Power & Ground			
DRAWING NUMBER		SIZE	
051-8568		D	
REVISION		BRANCH	
B.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
22 OF 109		22 OF 77	

Current numbers from email Poonacha Koogetira provided 11/30/2007 4:04pm (no official document number).




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Current numbers from email Poonacha Koonetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Standard Decoupling			
Apple Inc.		DRAWING NUMBER	051-8568
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	B.0.0
		PAGE	25 OF 109
		SHEET	23 OF 77



www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

SYNC FROM T18
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
 NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
 CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
 REMOVE HDCP ROMS


SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Graphics Support			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 109
		SHEET	24 OF 77

Platform Reset Connections

LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)




PLACEMENT_NOTE=PLACE C2819 CLOSE TO MCP79
PLACE C2819 CLOSE TO MCP79


RTC Crystal




MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



Reset Button



MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.
MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP PSB I/O interface initialization.
SMC 98ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).
NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SYNC FROM T18
CHANGE RESET BUTTON TO RESET PADS
REMOVE UNUSED PCIE RESET SIGNALS
REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
CHANGE RTC COIN CELL TO LDO & SUPERCAP
ALIAS MEM_VTT_EN TO =DDRVTT_EN
CHANGE Y2810 AND U2850 TO SMALLER PARTS

SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE SB Misc			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 28 OF 109		SHEET 25 OF 77	

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDAC5_SCL
 - =I2C_VREFDAC5_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x55
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE FSB/DDR3 Vref Margining			
Apple Inc.		DRAWING NUMBER 051-8568	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION B.0.0	PAGE 29 OF 109
		SHEET 26 OF 77	


Page Notes

Power aliases required by this page:
 - *PP1V5_S0_MEM_B
 - *PP1V5_S1_MEM_B
 - *PP0V75_S0_MEM_VTT_B
 - *PP0V75_S1_MEM_VTT_B
 - *PP0V75_S0_MEM_B (2.5 - 3.3V)
 - *PP0V75_S1_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:
 - *I2C_S0D3MMB_SCL
 - *I2C_S0D3MMB_SDA

SDM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)




"Expansion" (bottom) slot

SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
PAGE TITLE DDR3 SO-DIMM Connector B			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 32 OF 109		SHEET 28 OF 77	

www.laptop-schematics.com


DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.



www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE DDR3 Support			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 33 OF 109		SHEET 29 OF 77	



3V S3 WLAN FET


MOSET	TPCP8102
CHANNEL	P-TYPE
RDS (ON)	20-30 MOHM @2.5V
LOADING	0.727 A (RDP)

AIRPORT

BLUETOOTH

RC VALUE IS CHOSEN TO MEET THE 100 MS DELAY REQUIREMENT BETWEEN 3.3 WLAN POWER GETTING STABLE AND AIRPORT CARD COMING OUT OF RESET

SYNC MASTER=K24 MLB		SYNC DATE=01/27/2009	
PAGE TITLE			
X16 WIRELESS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		34 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 77	
IV ALL RIGHTS RESERVED			




Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet PHY (RTL8211CL)			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 109
		SHEET	31 OF 77

WLAN Enable Generation


WLAN = (*S3* && *AP_PWR_EN* && (*AC* || *S0*))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




3.3V ENET FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)



MOBILE:
Recommend aliasing PM_SLP_RMGT_L and P3V3_ENET_EN. Nets separated on ARB for alternate power options.


1.05V ENET FET



Non-ARB:
Recommend aliasing PM_SLP_RMGT_L and P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMT rails are powered. Designs must ensure PHY is powered whenever RMT rails are, or use separate crystal.



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet & AirPort Support			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 109
		SHEET	32 OF 77

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A


A




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
ETHERNET CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	39 OF 109
		SHEET	33 OF 77

8 7 6 5 4 3 2 1


ODD Power Control



SATA ODD



SATA HDD




SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
SATA Connectors			
Apple Inc.		DRAWING NUMBER	051-8568
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	B.0.0
		PAGE	45 OF 109
		SHEET	34 OF 77

D
C
B
A


D
C
B
A

POR IS PLASTIC USB CONNECTOR PARTS BUT METAL PART'S SCHEMATIC AND CAD SYMBOLS HAVE BEEN USED AS ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES


Port Power Switch




USB PORT A (FRONT PORT)



USB/SMC Debug Mux



USB PORT B (BACK PORT)



SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C



C

B

B


A

A



NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMC Interrupt can be active high or low, rename net accordingly. If SMC interrupt is not used, pull up to SMC rail.




PLACEMENT_NOTE=PLACE C4950 CLOSE TO U4900 PIN M10
PLACEMENT_NOTE=PLACE C4951 CLOSE TO U4900 PIN N9
PLACEMENT_NOTE=PLACE C4952 CLOSE TO U4900 PIN K10



SMC_PB3:
SMC_I0_THROTTLE_L for M3 systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

PAGE TITLE		SYNC DATE=04/02/2009	
SMC		Apple Inc.	
DRAWING NUMBER	051-8568	SIZE	D
REVISION	B.0.0	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE	49 OF 109	SHEET	
		36 OF 77	


LPC+SPI Connector



Alternate SPI ROM Support



SYNC MASTER=K24_MLB		SYNC DATE=02/15/2009	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	51 OF 109
		SHEET	38 OF 77



D

C

B

A

D

C

B

A

MCP SMBUS1 ACTS AS SLAVE DEVICE FOR MCPSMC_DIGITEMP_YES STUFFED


SMC "B" SMBUS SIGNALS ALSO GET CONNECTED TO MCP SMBUS 1 CONNECTIONS(SEE LEFT SIDE)

SENSOR ADC CAN ONLY WORK IN S0 AS IT HAS I2C BUS PULLED UP TO S0 POWER RAIL


The bus formerly known as "Battery B"

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
K84 SMBUS CONNECTIONS			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		52 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		39 OF 77	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter




PBUS VOLTAGE SENSE ENABLE & FILTER




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
VOLTAGE SENSING			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8568	D
		REVISION	
		B.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	53 OF 109
		SHEET	40 OF 77


MCP VCore Current Sense Filter




MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter




CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter



DC-IN (BMON) CURRENT SENSE



DC-IN (AMON) CURRENT SENSE




D
C
B
A


D
C
B
A

SYNC MASTER=K24 MLB		SYNC DATE=01/27/2009	
PAGE TITLE Current Sensing			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 54 OF 109		SHEET 41 OF 77	


CPU T-Diode Thermal Sensor



MCP T-Diode Thermal Sensor




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 109		SHEET 42 OF 77	




SYNC MASTER=K24_MLB		SYNC DATE=04/06/2009	
PAGE TITLE Fan			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 56 OF 109		SHEET 43 OF 77	

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



IPD FLEX CONNECTOR



3V3 LDO FOR IPD



SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
PAGE TITLE WELLSPRING 2			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 58 OF 109		SHEET 45 OF 77	


8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A


Analog SMS

R5921 PULLS UP SEL PINS TO ENTER STANDBY MODE WHEN PIN IS NOT BEING DRIVEN BY SMC



C4950-C4952 CAP VALUES WILL BE USED TO GET CUT-OFF FREQUENCY OF ~146HZ

Desired orientation when placed on board top-side:




Front of system

Circle indicates pin 1 location when placed in correct orientation


PAGE TITLE		SMS	
DRAWING NUMBER		051-8568	SIZE
REVISION		B.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		59 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 77	
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1



www.laptop-schematics.com

SYNC MASTER=K19 IMLB		SYNC DATE=02/25/2009	
DEBUG SENSORS AND ADC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8568	D
		REVISION	
PAGE		60 OF 109	
SHEET		47 OF 77	




MCP79 SPI Frequency Select


Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SYNC MASTER=K24_MLB		SYNC DATE=02/15/2009	
PAGE TITLE SPI ROM			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>			
PAGE 61 OF 109		SHEET 48 OF 77	



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456




NOTES ON CODEC I/O
DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		SYNC DATE=06/09/2009	
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	051-8568
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	B.0.0
		PAGE	62 OF 109
		SHEET	49 OF 77

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
 FC_HP = 3.6 HZ
 FC_LP = 43KHZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS



PAGE TITLE AUDIO: LINE INPUT FILTER		
	DRAWING NUMBER 051-8568	SIZE D
	REVISION B.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE 63 OF 109	SHEET 50 OF 77

D

D

C

C



B

B


A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS
 $AV_{PB} = -1V/V$, $FC_{LPF} = 35.2KHZ$




SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE AUDIO: HEADPHONE FILTER			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 65 OF 109		SHEET 51 OF 77	

SATELLITE 796Hz < HPF FC < 936Hz
 SUB 80 Hz < HPF FC < 94 Hz
 GAIN 6DB (2V/V)
 SPRK AMP. INPUT REFERRED CLIP POINT = ~-6dBFS


ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

APN: 353S2621




ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

APN: 353S2621



ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM



APN: 353S2621



SYNC MASTER=AUDIO SYNC DATE=02/16/2010



AUDIO: SPEAKER AMP		
Apple Inc.	DRAWING NUMBER	051-8568
	REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		52 OF 77
IV ALL RIGHTS RESERVED		

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



MIC CONNECTOR
APN: 518S0520

SPEAKER CONNECTORS
APN: 518S0519



APN: 353S2536

ANALOG AUDIO IO SWITCH

GPI0 = 0 AND GPI1 = 1 --> HP PATH SELECTED
GPI0 = 1 AND GPI1 = 0 --> LI PATH SELECTED

SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE AUDIO: JACK			
Apple Inc.		DRAWING NUMBER 051-8568	SIZE D
		REVISION B.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 67 OF 109	SHEET 53 OF 77


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	GPIO_0 AND GPIO_1	OX09 (A)
LINE IN	OX05 (5)	OX05 (5)	OX0C (12)	GPIO_0 AND GPIO_1	OX09 (A) AND UI ELEMENT
SATELLITES	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF/ENABLE	DET ASSIGNMENT
BUILT-IN MIC	OX06 (6)	OX0D (13,B,RIGHT)	MIC_BIAS (804)	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MCP79 GPIO_38	MCP79 GPIO_17 (PERIPH DETECT) MCP79 GPIO_4 (LOAD DETECT)


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)





EXTRACTION NOTIFICATION CKT



MIKEY MIC LOAD DET CKT




OUTPUT HIGH WHEN MIC BIAS LOADED
OUTPUT LOW WHEN MIC BIAS UNLOADED




SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER 051-8568	SIZE D
		REVISION B.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 68 OF 109	SHEET 54 OF 77

MagSafe DC Power Jack



1-Wire OverVoltage Protection




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

HALL EFFECT ASSEMBLY


- Assembly APN: 339S0114
- BOM: 639-0680
- PCBF: 820-2801
- MCO: 056-3515
- Conn APN: 518S0788



- PROTO 0: STUFFING K84 CONNECTOR ONTO MODIFIED K84 PADS
- PROTO 1: STUFFING K87 HALL EFFECT ASSEMBLY ONTO K87 PADS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6831	1	HW Assy - Hall Effect, K86 K87	J6955	CRITICAL	


PN: 607-6831 for WCPM. PN: 339S0114 for schematic/board layout



BATTERY CONNECTOR


SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
MAX CURRENT = 7A
(??? limited)

AMON PULLDOWN LOGIC



BATTERY CHARGE LIMITING FETS




SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
PAGE TITLE PBUS Supply/Battery Charger			
Apple Inc.		DRAWING NUMBER 051-8568	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION B.0.0	BRANCH
		PAGE 70 OF 109	SHEET 56 OF 77

5V S3 / 3.3V S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$

www.laptop-schematics.com




PWM FREQ. = 300 KHZ
MAX CURRENT = 10A

PWM FREQ. = 375 KHZ
MAX CURRENT = 4A

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.

PAGE TITLE 5V/3.3V SUPPLY		
Apple Inc.	DRAWING NUMBER	051-8568
	REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	72 OF 109
	SHEET	57 OF 77



DPRSLPVR	DPRSTP*	PSI*	OPERATION MODE
0	1	1	2-PHASE CCM
0	1	0	1-PHASE CCM
1	0	1	1-PHASE DCM
1	0	0	1-PHASE DCM

NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore REGULATOR

MIN_LINE_WIDTH	MIN_NECK_WIDTH
1.5 MM	0.25 MM
0.25 MM	0.25 MM
1.5 MM	0.25 MM
1.5 MM	0.25 MM
0.25 MM	0.25 MM

MIN_LINE_WIDTH	MIN_NECK_WIDTH
0.25 MM	0.25 MM
0.25 MM	0.25 MM
0.25 MM	0.25 MM
0.25 MM	0.25 MM
0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
IMVP6_RTIN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

SYNC MASTER=K24 MLB SYNC DATE=03/03/2009

IMVP6 CPU VCore Regulator


Apple Inc.

DRAWING NUMBER: 051-8568 SIZE: D

REVISION: B.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 74 OF 109 SHEET: 59 OF 77



VID<2:0>	MCP TARGET
000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V

SYNC MASTER=K24_MLB SYNC DATE=02/15/2009

MCP CORE REGULATOR

Apple Inc.


DRAWING NUMBER: 051-8568 SIZE: D

REVISION: B.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 75 OF 109
 SHEET: 60 OF 77


1.8V S0 SWITCHER




1.05V S0 PLL LDO



MCP 1.05V S5 (AUXC) SUPPLY



SYNC MASTER=K24_MLB		SYNC DATE=03/24/2009	
PAGE TITLE			
MISC POWER SUPPLIES			
DRAWING NUMBER		051-8568	
REVISION		B.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		77 OF 109	
SHEET		62 OF 77	




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

POWER SEQUENCING Apple Inc.			DRAWING NUMBER 051-8568	SIZE D
REVISION B.0.0			BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 78 OF 109	
			SHEET 63 OF 77	



3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)

3.3V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.431 A (EDP)

5.0V RT S0 FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 mOhm @4.5V
LOADING	0.48 A (EDP)

5.0V LT S0 FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 mOhm @4.5V
LOADING	1.302 A (EDP)

1.5V S0 FET

MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V VGS
LOADING	5A (EDP)

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

POWER FETS

Apple Inc.

DRAWING NUMBER: 051-8568 SIZE: D

REVISION: B.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 79 OF 109
 SHEET: 64 OF 77

D

D

C

C

B

B

A

A

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

CHECK IF LVDS_IG_PANEL_PWR GLITCHES ON POWER UP

LCD CONNECTOR
LVDS CONNECTOR: 518S0650

FOUR GROUND VIAS SHOULD BE DISTRIBUTED ALONG THE GROUND SHAPE THAT BOUND THE CONNECTOR

J9000
20474-030E-11
F-K2-SM



↑ LVDS I/F
↓ LED BKLT I/F
↓ CAMERA I/F

SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE LVDS CONNECTOR			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 90 OF 109		SHEET 65 OF 77	

18	=MCP_HDMI_TXC_P	DP_ML_P<3>	66	71
18	=MCP_HDMI_TXC_N	DP_ML_N<3>	66	71
18	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	66	71
18	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	66	71
18	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	66	71
18	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	66	71
18	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	66	71
18	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	66	71
18	=MCP_HDMI_HPD	DP_HPD	66	71
18	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	66	71
18	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	66	71


D
C
B
A

D
C
B
A

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
DISPLAYPORT SUPPORT			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 109
		SHEET	66 OF 77

POR IS PLASTIC MINI DP CONNECTOR BUT METAL PART'S SCHEMATIC AND CAD SUMBOLS HAVE BEEN USED BEACUSE ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



13.3 Inch Panel (9 LEDs per string)
 TARGET: ISET = 20mA, OVP = 35V
 ACTUAL: ISET = 19.9mA, OVP = 35.2V

SYNC MASTER=VEMURI K191		SYNC DATE=02/09/2009	
LCD Backlight Driver (MC34845)			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	97 OF 109
		SHEET	68 OF 77



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
LCD Backlight Support			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	98 OF 109
		SHEET	69 OF 77

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB_550 and FSB_DSTR_500.

Two tables side-by-side for SPACING_RULE_SET. Each has 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_DATA, FSB_DSTR, FSB_ADDR, FSB_ADSTR, and FSB_1X.

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended. FSB 4X signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe. DSTRB complementary pairs should be matched within 1 ps of each other...

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_500 and CPU_2794S.

Two tables side-by-side for SPACING_RULE_SET. Each has 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AZTL, CPU_BML, CPU_COMP, CPU_GTLREF, CPU_ITV, and CPU_VCCSENSE.

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance. SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP_500.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP_FSB_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints


Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_FSB_100D.

Two tables side-by-side for SPACING_RULE_SET. Each has 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_FSB.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACINGS, NET_TYPE. Lists various signal groups like FSB_DATA, FSB_ADDR, CPU_ADDR, CPU_DATA, etc., with their respective constraints.



Metadata box containing: SYNC MASTER=K24 MLB, SYNC DATE=04/06/2009, CPU/FSB Constraints, Apple Inc. logo, Drawing Number 051-8568, Revision B.0.0, and a notice of proprietary property.

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_455	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	-STANDARD	-STANDARD
MEM_40E_VDD	*	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	-STANDARD	-STANDARD
MEM_70D	*	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF
MEM_70D_VDD	*	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	+4:1_SPACING	?
MEM_CTRL2CTRL	*	+2:1_SPACING	?
MEM_CTRL2MEM	*	+2.5:1_SPACING	?
MEM_CMD2CMD	*	+1.5:1_SPACING	?
MEM_CMD2MEM	*	+3:1_SPACING	?
MEM_DATA2DATA	*	+1.5:1_SPACING	?
MEM_DATA2MEM	*	+3:1_SPACING	?
MEM_DQS2MEM	*	+3:1_SPACING	?
MEM_SOTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_SOTHER
MEM_CTRL	*	*	MEM_SOTHER
MEM_CMD	*	*	MEM_SOTHER
MEM_DATA	*	*	MEM_SOTHER
MEM_DQS	*	*	MEM_SOTHER

Need to support MEM_*-style wildcards!

DDR2:
 DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:
 DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	+STANDARD	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CKE	MEM_455	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CS	MEM_455	MEM_CTRL	MEM_A_CS I<3..0>
MEM_A_ODT	MEM_455	MEM_CTRL	MEM_A_ODT<3..0>
MEM_A_A	MEM_455	MEM_CMD	MEM_A A<14..0>
MEM_A_BA	MEM_455	MEM_CMD	MEM_A BA<2..0>
MEM_A_RAS	MEM_455	MEM_CMD	MEM_A RAS I
MEM_A_CAS	MEM_455	MEM_CMD	MEM_A CAS I
MEM_A_WE	MEM_455	MEM_CMD	MEM_A WE I
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<7..0>
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<15..8>
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<23..16>
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<31..24>
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<39..32>
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<47..40>
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<55..48>
MEM_A_DQ	MEM_455	MEM_DATA	MEM_A DQ<63..56>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<0>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<1>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<2>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<3>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<4>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<5>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<6>
MEM_A_DM	MEM_455	MEM_DATA	MEM_A DM<7>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<0>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<0>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<1>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<1>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<2>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<2>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<3>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<3>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<4>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<4>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<5>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<5>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<6>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<6>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS P<7>
MEM_A_DQS	MEM_70D	MEM_DATA	MEM_A DQS N<7>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CKE	MEM_455	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CS	MEM_455	MEM_CTRL	MEM_B_CS I<3..0>
MEM_B_ODT	MEM_455	MEM_CTRL	MEM_B_ODT<3..0>
MEM_B_A	MEM_455	MEM_CMD	MEM_B A<14..0>
MEM_B_BA	MEM_455	MEM_CMD	MEM_B BA<2..0>
MEM_B_RAS	MEM_455	MEM_CMD	MEM_B RAS I
MEM_B_CAS	MEM_455	MEM_CMD	MEM_B CAS I
MEM_B_WE	MEM_455	MEM_CMD	MEM_B WE I
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<7..0>
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<15..8>
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<23..16>
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<31..24>
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<39..32>
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<47..40>
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<55..48>
MEM_B_DQ	MEM_455	MEM_DATA	MEM_B DQ<63..56>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<0>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<1>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<2>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<3>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<4>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<5>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<6>
MEM_B_DM	MEM_455	MEM_DATA	MEM_B DM<7>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<0>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<0>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<1>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<1>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<2>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<2>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<3>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<3>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<4>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<4>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<5>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<5>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<6>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<6>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS P<7>
MEM_B_DQS	MEM_70D	MEM_DATA	MEM_B DQS N<7>
MEM_MEM_COMP_VDD	MEM_MEM_COMP	MEM_MEM_COMP	MCP MEM_COMP_VDD
MEM_MEM_COMP_GND	MEM_MEM_COMP	MEM_MEM_COMP	MCP MEM_COMP_GND

SYNC_MASTER=K24_MLB SYNC_DATE=04/06/2009

Memory Constraints	
Apple Inc.	DRAWING NUMBER 051-8568
REVISION B.0.0	
PAGE 101 OF 109	
SHEET 71 OF 77	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CLK_PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	-STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CLK_LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	+STANDARD	8 MIL	8 MIL	+STANDARD	-STANDARD	-STANDARD
USB_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	+2x_DIELECTRIC	?	USB	TOP_BOTTOM	+4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	+2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	+2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
MCP_DEBUG<7..0>	PCI_550	PCI	PCI_DEBUG<7..0>	13 19
PCI_AD<23..8>	PCI_550	PCI	PCI_AD<23..8>	
PCI_AD<24>	PCI_550	PCI	PCI_AD<24>	
PCI_AD<31..25>	PCI_550	PCI	PCI_AD<31..25>	
PCI_PAR	PCI_550	PCI	PCI_PAR	
PCI_CBE<6<3..0>	PCI_550	PCI	PCI_CBE<6<3..0>	
PCI_TRDY_L	PCI_550	PCI	PCI_TRDY_L	
PCI_DEVRST_L	PCI_550	PCI	PCI_DEVRST_L	
PCI_PERR_L	PCI_550	PCI	PCI_PERR_L	
PCI_SERR_L	PCI_550	PCI	PCI_SERR_L	
PCI_STOP_L	PCI_550	PCI	PCI_STOP_L	
PCI_TRDY_L	PCI_550	PCI	PCI_TRDY_L	
PCI_FRAME_L	PCI_550	PCI	PCI_FRAME_L	
PCI_READ_L	PCI_550	PCI	PCI_READ_L	19
PCI_CMD0_L	PCI_550	PCI	PCI_CMD0_L	
PCI_READ_L	PCI_550	PCI	PCI_READ_L	19
PCI_CMD1_L	PCI_550	PCI	PCI_CMD1_L	
PCI_INT0_L	PCI_550	PCI	PCI_INT0_L	
PCI_INT1_L	PCI_550	PCI	PCI_INT1_L	
PCI_INT2_L	PCI_550	PCI	PCI_INT2_L	
PCI_INT3_L	PCI_550	PCI	PCI_INT3_L	
PCI_CLK33M_MCP_R	PCI_550	PCI	PCI_CLK33M_MCP_R	19
PCI_CLK33M_MCP	PCI_550	PCI	PCI_CLK33M_MCP	19
LPC_AD<3..0>	LPC_550	LPC	LPC_AD<3..0>	19 36 38
LPC_FRAME_L	LPC_550	LPC	LPC_FRAME_L	19 36 38
LPC_RESET_L	LPC_550	LPC	LPC_RESET_L	19 25
LPC_CLK33M_SMC_R	LPC_550	LPC	LPC_CLK33M_SMC_R	19 25
LPC_CLK33M_SMC	LPC_550	LPC	LPC_CLK33M_SMC	25 36
LPC_CLK33M_LVCMOS	LPC_550	LPC	LPC_CLK33M_LVCMOS	25 38
USB_EXTN_P	USB_550	USB	USB_EXTN_P	20 35
USB_EXTN_N	USB_550	USB	USB_EXTN_N	20 35
USB_EXTN_MIXED_P	USB_550	USB	USB_EXTN_MIXED_P	35
USB_EXTN_MIXED_N	USB_550	USB	USB_EXTN_MIXED_N	35
CONN_USB_EXTN_P	USB_550	USB	CONN_USB_EXTN_P	35
CONN_USB_EXTN_N	USB_550	USB	CONN_USB_EXTN_N	35
USB_CAMERA_P	USB_550	USB	USB_CAMERA_P	20 64
USB_CAMERA_N	USB_550	USB	USB_CAMERA_N	20 64
USB_CAMERA_CONN_P	USB_550	USB	USB_CAMERA_CONN_P	7 64
USB_CAMERA_CONN_N	USB_550	USB	USB_CAMERA_CONN_N	7 64
USB_BT_P	USB_550	USB	USB_BT_P	20 30
USB_BT_N	USB_550	USB	USB_BT_N	20 30
CONN_USB2_BT_P	USB_550	USB	CONN_USB2_BT_P	7 30
CONN_USB2_BT_N	USB_550	USB	CONN_USB2_BT_N	7 30
USB_TPAD_P	USB_550	USB	USB_TPAD_P	20 44
USB_TPAD_N	USB_550	USB	USB_TPAD_N	20 44
USB_TPAD_P_P	USB_550	USB	USB_TPAD_P_P	44
USB_TPAD_P_N	USB_550	USB	USB_TPAD_P_N	44
USB_TL_P	USB_550	USB	USB_TL_P	9 20
USB_TL_N	USB_550	USB	USB_TL_N	9 20
USB_EXTRN_P	USB_550	USB	USB_EXTRN_P	20 35
USB_EXTRN_N	USB_550	USB	USB_EXTRN_N	20 35
CONN_USB_EXTRN_P	USB_550	USB	CONN_USB_EXTRN_P	35
CONN_USB_EXTRN_N	USB_550	USB	CONN_USB_EXTRN_N	35
USB_CARDREADER_P	USB_550	USB	USB_CARDREADER_P	9 20
USB_CARDREADER_N	USB_550	USB	USB_CARDREADER_N	9 20
MCP_USB_RBIAS_GND	MCP_550	MCP	MCP_USB_RBIAS_GND	20
SMBUS_MCP_0_CLK	SMB_550	SMB	SMBUS_MCP_0_CLK	13 21 39
SMBUS_MCP_0_DATA	SMB_550	SMB	SMBUS_MCP_0_DATA	13 21 39
SMBUS_MCP_1_CLK	SMB_550	SMB	SMBUS_MCP_1_CLK	21 39
SMBUS_MCP_1_DATA	SMB_550	SMB	SMBUS_MCP_1_DATA	21 39
HDA_BIT_CLK	HDA_550	HDA	HDA_BIT_CLK	21 49
HDA_BIT_CLK_R	HDA_550	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_550	HDA	HDA_SYNC	21 49
HDA_SYNC_R	HDA_550	HDA	HDA_SYNC_R	21
HDA_RST_P_L	HDA_550	HDA	HDA_RST_P_L	21
HDA_RST_L	HDA_550	HDA	HDA_RST_L	21 49
HDA_RDING	HDA_550	HDA	HDA_RDING	21 49
HDA_RDIN_ODDEC	HDA_550	HDA	HDA_RDIN_ODDEC	21 49
HDA_SHOUT	HDA_550	HDA	HDA_SHOUT	21 49
HDA_SHOUT_R	HDA_550	HDA	HDA_SHOUT_R	21
MCP_HDA_PULLDOWN_COMP	MCP_550	MCP	MCP_HDA_PULLDOWN_COMP	21
PM_CLK32K_SUSCLK_R	PM_550	PM	PM_CLK32K_SUSCLK_R	21 25
PM_CLK32K_SUSCLK	PM_550	PM	PM_CLK32K_SUSCLK	25 36
SPI_CLK_R	SPI_550	SPI	SPI_CLK_R	21 38 48
SPI_CLK	SPI_550	SPI	SPI_CLK	48
SPI_ALT_CLK	SPI_550	SPI	SPI_ALT_CLK	38
SPI_MOSI_R	SPI_550	SPI	SPI_MOSI_R	21 38 48
SPI_MOSI	SPI_550	SPI	SPI_MOSI	48
SPI_ALT_MOSI	SPI_550	SPI	SPI_ALT_MOSI	38
SPI_MISO	SPI_550	SPI	SPI_MISO	21 38 48
SPI_MISO_R	SPI_550	SPI	SPI_MISO_R	48
SPI_ALT_MISO	SPI_550	SPI	SPI_ALT_MISO	38
SPI_CS0_P_L	SPI_550	SPI	SPI_CS0_P_L	21 38
SPI_CS0_L	SPI_550	SPI	SPI_CS0_L	
SPI_CS1_P_L	SPI_550	SPI	SPI_CS1_P_L	
SPI_CS1_P_L_USE_MLB	SPI_550	SPI	SPI_CS1_P_L_USE_MLB	

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Constraints 2

Apple Inc.

DRAWING NUMBER: 051-8568 SIZE: D

REVISION: B.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 109 SHEET: 73 OF 77

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	-STANDARD	7.5 MIL	7.5 MIL	-STANDARD	-STANDARD	-STANDARD
ENET_MII_552	*	-55_OHM_SE	-55_OHM_SE	-55_OHM_SE	-55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_WFP0_CLK	*	+3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MCP_MII_COMP_VDD	MCP_MII_COMP		MCP_MII_COMP_VDD
MCP_MII_COMP_GND	MCP_MII_COMP		MCP_MII_COMP_GND
MCP_CLK25M_BUF0_E	ENET_MII_552	MCP_BUF0_CLK	MCP_CLK25M_BUF0_E
RT19211_CLK25M_CKXTAL1	ENET_MII_552	MCP_BUF0_CLK	RT19211_CLK25M_CKXTAL1
ENET_INTF_L	ENET_MII_552	ENET_MII	ENET_INTF_L
ENET_MDIO	ENET_MII_552	ENET_MII	ENET_MDIO
ENET_MDC	ENET_MII_552	ENET_MII	ENET_MDC
ENET_PWDOWN_L	ENET_MII_552	ENET_MII	ENET_PWDOWN_L
ENET_CLK125M_RXCLK_E	ENET_MII_552	ENET_MII	ENET_CLK125M_RXCLK_E
ENET_CLK125M_RXCLK_R	ENET_MII_552	ENET_MII	ENET_CLK125M_RXCLK_R
ENET_RXD<0>	ENET_MII_552	ENET_MII	ENET_RXD<0>
ENET_RXD<1>	ENET_MII_552	ENET_MII	ENET_RXD<1>
ENET_RXD<2>	ENET_MII_552	ENET_MII	ENET_RXD<2>
ENET_RXD<3>	ENET_MII_552	ENET_MII	ENET_RXD<3>
ENET_RX_CTRL	ENET_MII_552	ENET_MII	ENET_RX_CTRL
ENET_RXCTL_E	ENET_MII_552	ENET_MII	ENET_RXCTL_E
ENET_CLK125M_TXCLK_E	ENET_MII_552	ENET_MII	ENET_CLK125M_TXCLK_E
ENET_CLK125M_TXCLK_R	ENET_MII_552	ENET_MII	ENET_CLK125M_TXCLK_R
ENET_TXD<0>	ENET_MII_552	ENET_MII	ENET_TXD<0>
ENET_TXD<1>	ENET_MII_552	ENET_MII	ENET_TXD<1>
ENET_TXD<2>	ENET_MII_552	ENET_MII	ENET_TXD<2>
ENET_TXD<3>	ENET_MII_552	ENET_MII	ENET_TXD<3>
ENET_TX_CTRL	ENET_MII_552	ENET_MII	ENET_TX_CTRL
ENET_RESET_L	ENET_MII_552	ENET_MII	ENET_RESET_L
ENET_MDI_P<3>	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3>
ENET_MDI_N<3>	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3>
ENET_MDI_TRAN_P<3>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_P<3>
ENET_MDI_TRAN_N<3>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_N<3>

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24_MLB		SYNC DATE=04/06/2009	
Ethernet Constraints			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	104 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1701_DIFFPAIR	*	-STANDARD	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
SMBUS_SMC_A_83_SCL	200_150	200	SMBUS_SMC_A_83_SCL
SMBUS_SMC_A_83_SDA	200_150	200	SMBUS_SMC_A_83_SDA
SMBUS_SMC_B_80_SCL	200_150	200	SMBUS_SMC_B_80_SCL
SMBUS_SMC_B_80_SDA	200_150	200	SMBUS_SMC_B_80_SDA
SMBUS_SMC_C_80_SCL	200_150	200	SMBUS_SMC_C_80_SCL
SMBUS_SMC_C_80_SDA	200_150	200	SMBUS_SMC_C_80_SDA
SMBUS_SMC_D_80_SCL	200_150	200	SMBUS_SMC_D_80_SCL
SMBUS_SMC_D_80_SDA	200_150	200	SMBUS_SMC_D_80_SDA
SMBUS_SMC_E8A_SCL	200_150	200	SMBUS_SMC_E8A_SCL
SMBUS_SMC_E8A_SDA	200_150	200	SMBUS_SMC_E8A_SDA
SMBUS_SMC_MGMT_SCL	200_150	200	SMBUS_SMC_MGMT_SCL
SMBUS_SMC_MGMT_SDA	200_150	200	SMBUS_SMC_MGMT_SDA

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
CHGR_CSI_P	1201_DIFFPAIR		CHGR_CSI_P
CHGR_CSI_N	1201_DIFFPAIR		CHGR_CSI_N
CHGR_CSD_P	1201_DIFFPAIR		CHGR_CSD_P
CHGR_CSD_N	1201_DIFFPAIR		CHGR_CSD_N

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C


C

B

B

A

A

SYNC_MASTER=K24_MLB		SYNC_DATE=04/06/2009	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 109
		SHEET	75 OF 77

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	-STANDARD	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

K84 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
*****		CHSR_CSD_R_P	55
*****		CHSR_CSD_R_N	55
*****		CPPTIMING_D2_P	42
*****		CPPTIMING_D2_N	42
*****		CPU_THERMD_P	10 42
*****		CPU_THERMD_N	10 42
*****		ISNS_CSDVTT_P	41
*****		ISNS_CSDVTT_N	41
*****		ISNS_HDD_P	34 47
*****		ISNS_HDD_N	34 47
*****		ISNS_HDD_R_P	47
*****		ISNS_HDD_R_N	47
*****		MCPTIMING_D2_P	42
*****		MCPTIMING_D2_N	42
*****		NCP_THERMLOCK_P	21 42
*****		NCP_THERMLOCK_N	21 42
*****		ISNS_ODD_P	34 47
*****		ISNS_ODD_N	34 47
*****		ISNS_ODD_R_P	47
*****		ISNS_ODD_R_N	47
*****		ISNS_AIRPORT_P	30 47
*****		ISNS_AIRPORT_N	30 47
*****		ISNS_AIRPORT_R_P	47
*****		ISNS_AIRPORT_R_N	47
*****		ISNS_IV5_R3_P	47 57
*****		ISNS_IV5_R3_N	47 57
*****		ISNS_IV5_R3_R_P	47
*****		ISNS_IV5_R3_R_N	47
*****		ISNS_LCDREMLT_P	47 67
*****		ISNS_LCDREMLT_N	47 67

D

D

C

C

B

B

A

A

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
K84 SPECIAL CONSTRAINTS			
Apple Inc.		DRAWING NUMBER	051-8568
		REVISION	B.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		107 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		76 OF 77	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

K84 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, BOTTOM				NO_TYPE, BGA_P10M				MM	16.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
DEFAULT	*	Y	$+50_{\text{OHR_SE}}$	0.100MM	30 MM	0 MM	0 MM		
STANDARD	*	Y	-DEFAULT	-DEFAULT	12.7 MM	-DEFAULT	-DEFAULT		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
55_OHM_SE	TOP, BOTTOM	Y	0.590 MM	0.090 MM					
55_OHM_SE	*	Y	0.576 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM					
50_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM					
40_OHM_SE	*	Y	0.126 MM	0.100 MM	-STANDARD	-STANDARD	-STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM					
2704_OHM_SE	*	Y	0.222 MM	0.222 MM	-STANDARD	-STANDARD	-STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD		
70_OHM_DIFF	103, 104, 109, 110, 111	Y	0.151 MM	0.100 MM	-STANDARD	0.224 MM	0.224 MM		
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD		
90_OHM_DIFF	103, 104, 109, 110, 111	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM		
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD		
100_OHM_DIFF	103, 104, 109, 110, 111	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM		
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF_NED	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD		
100_OHM_DIFF_NED	103, 104, 109, 110, 111	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM		
100_OHM_DIFF_NED	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD		
110_OHM_DIFF	103, 104, 109, 110, 111	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM		
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P10M	*	-DEFAULT	?
BGA_P20M	*	-DEFAULT	?
BGA_P30M	*	-DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P10M	BGA_P10M
MEM_CLK	*	BGA_P10M	BGA_P20M
CLK_PSB	*	BGA_P10M	BGA_P20M
CLK_LPC	*	BGA_P10M	BGA_P20M
CLK_PCI	*	BGA_P10M	BGA_P20M
CLK_PCIE	*	BGA_P10M	BGA_P20M
CLK_SLOW	*	BGA_P10M	BGA_P20M
FSB_DTB	FSB_DTB	BGA_P10M	BGA_P30M

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_P10M	STANDARD
MEM_40S_VDD	BGA_P10M	STANDARD

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
PAGE TITLE K84 RULE DEFINITIONS			
DRAWING NUMBER 051-8568		SIZE D	
REVISION B.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 109 OF 109		SHEET 77 OF 77	