

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# K60 MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2011-02-08

LAST\_MODIFIED= Tue Feb 8 14:39:56 2011


Page	Contents	Sync	Date
1	Table of Contents	K60	05/21/2009
2	System Block Diagram	K60 SIZI	01/06/2011
3	Power Block Diagram	K60 JERRY	01/06/2011
4	BOM Configuration	K60 AARON	N/A
5	DEBUG LEDS	K62	01/06/2011
6	Power Conn / Alias	K60 MARK	12/30/2010
7	Holes	K74 MASTER	N/A
8	UNUSED SIGNAL ALIAS	K62	01/06/2011
9	Signal Aliases	K62	01/06/2011
10	CPU DMI/PEG/FDI/RSVD	K62	01/06/2011
11	CPU CLOCK/MISC/JTAG	K62	01/06/2011
12	CPU DDR3 INTERFACES	K62	01/06/2011
13	CPU POWER	K62	01/06/2011
14	CPU GROUNDS	K62	01/06/2011
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	K62	01/06/2011
16	CPU NON-GFX DECOUPLING	K62	01/06/2011
17	GFX DECOUPLING & PCH PWR ALIAS	K62	01/06/2011
18	PCH SATA/PCIE/CLK/LPC/SPI	K62	01/06/2011
19	PCH DMI/FDI/GRAPHICS	K62	01/06/2011
20	PCH PCI/FLASHCACHE/USB	K62	01/06/2011
21	PCH MISC	K62	01/06/2011
22	PCH POWER	K62	01/06/2011
23	PCH GROUNDS	K62	01/06/2011
24	PCH DECOUPLING	K62	01/06/2011
25	CPU & PCH XDP	K62	01/06/2011
26	CLOCK (CK505)	K62	01/06/2011
27	CHIPSET SUPPORT	K62	01/06/2011
28	DDR3 VREF MARGINING	K62	01/06/2011
29	MEMORY CAPS	K62	01/06/2011
30	DDR3 SO-DIMM 0 & 2	K62	01/06/2011
31	DDR3 SO-DIMM 1 & 3	K62	01/06/2011
32	DDR3 SUPPORT AND BITSWAPS	K62	01/06/2011
33	PCI-E Wireless Connector	K62	01/06/2011
34	USB HUB 1	K62	01/06/2011
35	USB HUB 2	K62	01/06/2011
36	CAESAR IV SUPPORT	K62	01/06/2011
37	ETHERNET PHY (CAESAR IV)	K62	01/06/2011
38	Ethernet Connector	K60 MARK	01/06/2011
39	FireWire LLC/PHY (FW643)	K60 ROSITA	01/06/2011
40	FireWire: 1394B MISC	K62	01/06/2011
41	FIREWIRE CONNECTOR	K60	01/06/2011
42	SATA Connectors	K60 JERRY	01/06/2011
43	EXTERNAL USB CONNECTORS	K62	01/06/2011
44	Internal USB Connections	K62	01/06/2011
45	SD READER CONNECTOR	K62	01/06/2011
46	SMC	K62	01/06/2011
47	SMC Support	K62	01/06/2011
48	LPC+SPI Debug Connector	K62	01/06/2011

Page	Contents	Sync	Date
49	SMBUS CONNECTIONS	K60 MARK	01/06/2011
50	CPU/PCH/GPU POWER SENSE	K62	01/06/2011
51	HDD OOB SENSE	K62	01/06/2011
52	TEMP SENSORS	K60 MARK	01/06/2011
53	HD AND OD FAN	K62	01/06/2011
54	CPU FAN	K60 JERRY	01/06/2011
55	SPI ROM	K62	01/06/2011
56	AUDIO: CODEC/REGULATOR	K60 DAVID	01/06/2011
57	AUDIO: FILTER/BUFFER	K60 DAVID	01/06/2011
58	AUDIO: SPEAKER AMP 1	K60 DAVID	01/06/2011
59	AUDIO: SPEAKER AMP	K60 DAVID	01/06/2011
60	Audio: MLB to I/O Conn.	K60 DAVID	01/06/2011
61	AUDIO: Detects/Grounding	K60 DAVID	11/24/2010
62	AUDIO: Mikey	K60 DAVID	01/06/2011
63	POWER SEQUENCING ENABLES	K62	01/06/2011
64	POWER SEQUENCING PGOOD	K62	01/06/2011
65	VREG: PPVCORE S0 CPU	K60 AARON	N/A
66	VREG: CPU CORE - PHASES 1-3	K62	01/06/2011
67	VREG:AXG PHASE/CORE - CAPS	K60 AARON	N/A
68	1V05 REGULATOR	K62	01/06/2011
69	CPU VCCSA REGULATOR	K62	11/15/2010
70	5V S3 / 3V3 S5 VREGS	K62	01/06/2011
71	1.5V / 1.8V VREGS	K62	01/06/2011
72	3.42 G3HOT SUPPLY	K62	01/06/2011
73	S3+S0 FETS	K62	01/06/2011
74	12V S0 & 12V S5 switch	K60 JERRY	01/06/2011
75	MXM PCIe, DP & Power	K62	01/06/2011
76	MXM I/O	K60 MASTER	N/A
77	MXM PCIe CAPS	K62	01/06/2011
78	DP ALIAS AND CONTROL	K60 AARON	07/18/2010
79	GREEN CLOCK	K62	01/06/2011
80	T29 POWER	K62	01/06/2011
81	Display: Int DP Connector	K62	01/06/2011
82	2V9/3V3/12V POWER SWITCH	K62	11/14/2010
83	Internal DP MUXing	K62	01/06/2011
84	DisplayPort/T29 A MUXing	K62	11/14/2010
85	DisplayPort/T29 A Connector	K62	01/06/2011
86	T29 Host (1 of 2)	K62	01/06/2011
87	T29 Host (2 of 2)	K62	01/06/2011
88	K60/K62 RULE DEFINITIONS	K62	01/06/2011
89	Memory Constraints	K60 ROSITA	01/06/2011
90	PCIE/DMI/FDI/SATA CONSTRAINTS	K62	01/06/2011
91	IBEX PEAK CONSTRAINTS	K62	01/06/2011
92	USB/ENET/SD/FW/AUD CONSTRAINTS	K62	01/06/2011
93	GRAPHICS CONSTRAINTS	K62	01/06/2011
94	SMC Constraints	K62	01/06/2011
95	POWER CONSTRAINTS	K62	01/06/2011
96	T29 CONSTRAINTS	K62	01/06/2011
97	PM RESETS ENABLES PGOOD CONST	K62	01/06/2011
98	K60/K62 ICT/FACT	K62	01/06/2011

DRAWING TITLE		SCH, K60, MLB	
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		BRANCH	
		PAGE	1 OF 110
		SHEET	1 OF 98



# AC/DC POWER SUPPLY (Spec: 215W)



SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	3 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-0801	PCBA,MLB,DEV,K60	DEVELOPMENT,DEV_GROUP
639-1767	PCBA,MLB,K60,2.5G,4C,PRQ,P2_ODD	K60,2P5GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P2,YES_DBG
639-1820	PCBA,MLB,K60,2.7G,4C,PRQ,P2_ODD	K60,2P7GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P2,YES_DBG
639-1821	PCBA,MLB,K60,2.8G,4C,PRQ,P2_ODD	K60,2P8GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P2,YES_DBG
639-2160	PCBA,MLB,K60,2.5G,4C,PRQ,P2_ODD,NO_DBG	K60,2P5GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P2,NO_DBG
639-2159	PCBA,MLB,K60,2.7G,4C,PRQ,P2_ODD,NO_DBG	K60,2P7GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P2,NO_DBG
639-2161	PCBA,MLB,K60,2.8G,4C,PRQ,P2_ODD,NO_DBG	K60,2P8GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P2,NO_DBG
639-2118	PCBA,MLB,K60,2.5G,4C,PRQ,P1_ODD	K60,2P5GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P1,YES_DBG
639-2122	PCBA,MLB,K60,2.7G,4C,PRQ,P1_ODD	K60,2P7GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P1,YES_DBG
639-2119	PCBA,MLB,K60,2.8G,4C,PRQ,P1_ODD	K60,2P8GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P1,YES_DBG
639-2132	PCBA,MLB,K60,2.5G,4C,PRQ,P1_ODD,NO_DBG	K60,2P5GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P1,NO_DBG
639-2133	PCBA,MLB,K60,2.7G,4C,PRQ,P1_ODD,NO_DBG	K60,2P7GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P1,NO_DBG
639-2134	PCBA,MLB,K60,2.8G,4C,PRQ,P1_ODD,NO_DBG	K60,2P8GHZ_SNB_CPU_PRQ,BASIC1,BASIC2,CPUVCORE-3PH,ODD_SATA:P1,NO_DBG

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION		
33784088	1	IC CONGAR POINT SL74F BD82268 PRQ B3	U1800	CRITICAL			
35383055	1	IC PI3VEDP212 X2 DP MIX QFN	U9390	CRITICAL			
33880753	1	IC,FW643,1394B_PCIE,PHY/LINK	U4100	CRITICAL			
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL			
34380534	1	IC,BCM57765,ENET&SD,8X8	U3900	CRITICAL			
RAW: 33580807		341T0184	1	FLASH,EFI BOOTROM,K60/K62	U6100	CRITICAL	
RAW: 33580539		341T0328	1	SFLASH ENET 2MBIT,CIV	U3990	CRITICAL	
		33880945	1	T29 ROUTER, IC ASSP	U9700	CRITICAL	T29
		341T0257	1	IC,T29,SERIAL EEPROM	U9790	CRITICAL	T29
RAW: 33580550		341T0326	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29
RAW: 33783997		341T0330	1	IC,MMX SYS ROM,24C02	U8570	CRITICAL	
RAW: 33580709		341T0185	1	IC,SMC,K60	U4900	CRITICAL	K60
RAW: 33880878							

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC1	COMMON,ALTERNATE,MMX,FCIM,CPU_LV5_SENSE,CPU_VCCSA_SENSE,1V05_PCH_SENSE,HUB_USX2061,PRODUCTION,VAXG,SSD
BASIC2	AP,BT,IR,T29
DEV_GROUP	VREFMRGN_A,VREFMRGN_B,DIMM_LV5_SENSE
YES_DBG	XDP,XDP_CONN,XDP_CPU_BPM,MOJOMUX:YES,LPCPLUS:YES
NO_DBG	MOJOMUX:NO,LPCPLUS:NO

CPU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784043	1	SNB SR008 PRQ D2 2.5 65W 4+1 6M LGA	CPU	CRITICAL	2P5GHZ_SNB_CPU_PRQ
33784062	1	SNB SR009 PRQ D2 2.7 65W 4+1 6M LGA	CPU	CRITICAL	2P7GHZ_SNB_CPU_PRQ
33784061	1	SNB SR008 PRQ D2 2.8 65W 4+1 8M LGA	CPU	CRITICAL	2P8GHZ_SNB_CPU_PRQ

CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51180071	1	SOCKET,LGA1155,CPU-LF	U1000	CRITICAL	TYCO_SOCKET
604-1474	1	ASSY,PURCHASED,ILM,TYCO	ILM	CRITICAL	TYCO_SOCKET
51180073	1	SOCKET,LGA1155,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY,PURCHASED,ILM,MOLEX	ILM	CRITICAL	MOLEX_SOCKET

K60 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8115	1	SCH,MLB,K60	SCH1		K60
820-2641	1	PCBF,MLB,K60	MLB1		K60

BOM NUMBER	BOM NAME	BOM OPTIONS
085-2452	SUB ASSY,CPU SOCKET,K60,TYCO	TYCO_SOCKET
085-2453	SUB ASSY,CPU SOCKET,K60,MOLEX	MOLEX_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-2452	1	TYCO CPU SOCKET AND ILM	SKT_ILM	CRITICAL	


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-2453	085-2452		SKT_ILM	MOLEX ALTERNATE

K60 ALTERNATE PARTS


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0298	128S0293			330UF
371S0679	371S0652			PIN DIODE
377S0107	377S0066			USB DIODE
376S0972	376S0612			ROHM TRA-BJT

BOARD STACK-UP


TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

SYNC MASTER=K60 AARON		SYNC DATE=N/A	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	4 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	4 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Led




ALL\_SYS\_PWRGD Led











MXM PWR GOOD Led



VIDEO ON Led



PROTO DEBUG LEDS ARE SHOWN BELOW




PAGE TITLE		SYNC DATE=01/06/2011	
<b>DEBUG LEDS</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	5 OF 110
		SHEET	5 OF 98




CPU Heatsink

4mm Plated Holes (998-0850)




DIMM CONNECTOR NUTS

Nuts (805-9582)




PCH HEATSINK

MOUNTING HOLES (998-0873, 998-0976)



Rear Cover


Standoffs (was 860-1255 but now replaced with 860-1430)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
860-1430	5	STANDOFF,MLB,K60/K62	SDF0713 SDF0714 SDF0715 SDF0717 SDF0718	

For EMC

EMC Spring (870-1577); Near DIMMs



MXM STANDOFFS (835-0272)



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
Holes			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 98

UNUSED CPU SIGNALS

TP CPU RSVD<16..1> == NC CPU RSVD<16..1>
TP CPU RSVD<46..19> == NC CPU RSVD<46..19>

NC ON UNUSED PCIE ALIASES

TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P
TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N
TP PCIE CLK100M PE6P == NC PCIE CLK100M PE6P
TP PCIE CLK100M PE6N == NC PCIE CLK100M PE6N
TP PCIE CLK100M PE7P == NC PCIE CLK100M PE7P
TP PCIE CLK100M PE7N == NC PCIE CLK100M PE7N
TP PE RX N<3..0> == NC PE RXN<3..0>
TP PE RX P<3..0> == NC PE RXP<3..0>
TP PE TX N<3..0> == NC PE TXN<3..0>
TP PE TX P<3..0> == NC PE TXP<3..0>
TP PCIE D2R PERN4 == NC PCIE D2R PERN4
TP PCIE D2R PERP4 == NC PCIE D2R PERP4
TP PCIE R2D PETN4 == NC PCIE R2D PETN4
TP PCIE R2D PETP4 == NC PCIE R2D PETP4
TP PCIE CLK100M PE4P == NC PCIE CLK100M PE4P
TP PCIE CLK100M PE4N == NC PCIE CLK100M PE4N

NC ON UNUSED PCI ALIASES

TP PCI AD<31..0> == NC PCI AD<31..0>
TP PCI C BE L<3..0> == NC PCI C BE L<3..0>
TP PCI PAR == NC PCI PAR
TP PCI RESET L == NC PCI RESET L
TP LPC DREQ0 L == NC LPC DREQ0 L

NC ON UNUSED MEM ALIASES

TP MEM A DO CB<7..0> == NC MEM A DO CB<7..0>
TP MEM A DOS N<8> == NC MEM A DOSN<8>
TP MEM A DOS P<8> == NC MEM A DOSP<8>
TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0>
TP MEM B DOS N<8> == NC MEM B DOSN<8>
TP MEM B DOS P<8> == NC MEM B DOSP<8>

NC ON UNUSED MISC ALIASES

TP HDA SDIN1 == NC HDA SDIN1
TP HDA SDIN2 == NC HDA SDIN2
TP HDA SDIN3 == NC HDA SDIN3
TP PCH PWM0 == NC PCH PWM0
TP PCH PWM1 == NC PCH PWM1
TP PCH PWM2 == NC PCH PWM2
TP PCH PWM3 == NC PCH PWM3
TP PCH SST == NC PCH SST
TP PCH CL CLK1 == NC PCH CL CLK1
TP PCH CL DATA1 == NC PCH CL DATA1
TP PCH CL RST1 == NC PCH CL RST1

NC ON UNUSED DISPLAY ALIASES

TP CRT IG DDC CLK == NC CRT IG DDC CLK
TP CRT IG DDC DATA == NC CRT IG DDC DATA
TP CRT IG RED == NC CRT IG RED
TP CRT IG GREEN == NC CRT IG GREEN
TP CRT IG BLUE == NC CRT IG BLUE
TP CRT IG HSYNC == NC CRT IG HSYNC
TP CRT IG VSYNC == NC CRT IG VSYNC
TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0>
TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0>
TP DP IG B AUX N == NC DP IG B AUXN
TP DP IG B AUX P == NC DP IG B AUXP
TP DP IG B HPD == NC DP IG B HPD
TP DP IG B DDC CLK == NC DP IG B DDC CLK
TP DP IG B DDC DATA == NC DP IG B DDC DATA
TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0>
TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0>
TP DP IG C AUX N == NC DP IG C AUXN
TP DP IG C AUX P == NC DP IG C AUXP
TP DP IG C HPD == NC DP IG C HPD
TP DP IG C CTRL CLK == NC DP IG C CTRL CLK
TP DP IG C CTRL DATA == NC DP IG C CTRL DATA
TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0>
TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0>
TP DP IG D AUXN == NC DP IG D AUXN
TP DP IG D AUXP == NC DP IG D AUXP
TP DP IG D HPD == NC DP IG D HPD
TP DP IG D CTRL CLK == NC DP IG D CTRL CLK
TP DP IG D CTRL DATA == NC DP IG D CTRL DATA
TP SDVO TVCLKINN == NC SDVO TVCLKINN
TP SDVO TVCLKINP == NC SDVO TVCLKINP
TP SDVO STALLN == NC SDVO STALLN
TP SDVO STALLP == NC SDVO STALLP
TP SDVO INTN == NC SDVO INTN
TP SDVO INTP == NC SDVO INTP
TP PCH L BKLCTCL == NC PCH L BKLCTCL
TP PCH L BKLITEN == NC PCH L BKLITEN
TP PCH L VDD EN == NC PCH L VDD EN
TP PCH CLKOUT DPN == NC PCH CLKOUT DPN
TP PCH CLKOUT DPP == NC PCH CLKOUT DPP

NC ON UNUSED FDI ALIASES

TP CPU FDI TX N<7..0> == NC CPU FDI TXN<7..0>
TP CPU FDI TX P<7..0> == NC CPU FDI TXP<7..0>
TP PCH FDI RX N<7..0> == NC PCH FDI RXN<7..0>
TP PCH FDI RX P<7..0> == NC PCH FDI RXP<7..0>

NC ON UNUSED SATA ALIASES

TP SATA D D2RN == NC SATA D D2RN
TP SATA D D2RP == NC SATA D D2RP
TP SATA D R2D CN == NC SATA D R2D CN
TP SATA D R2D CP == NC SATA D R2D CP
TP SATA E D2RN == NC SATA E D2RN
TP SATA E D2RP == NC SATA E D2RP
TP SATA E R2D CN == NC SATA E R2D CN
TP SATA E R2D CP == NC SATA E R2D CP
TP SATA F D2RN == NC SATA F D2RN
TP SATA F D2RP == NC SATA F D2RP
TP SATA F R2D CN == NC SATA F R2D CN
TP SATA F R2D CP == NC SATA F R2D CP

NC ON UNUSED USB ALIASES


TP USB 1N == NC USB 1N
TP USB 1P == NC USB 1P
TP USB 2N == NC USB 2N
TP USB 2P == NC USB 2P
TP USB 3N == NC USB 3N
TP USB 3P == NC USB 3P
TP USB 4N == NC USB 4N
TP USB 4P == NC USB 4P
TP USB 5N == NC USB 5N
TP USB 5P == NC USB 5P
TP USB 6N == NC USB 6N
TP USB 6P == NC USB 6P
TP USB 7N == NC USB 7N
TP USB 7P == NC USB 7P
TP USB 10N == NC USB 10N
TP USB 10P == NC USB 10P
TP USB 11N == NC USB 11N
TP USB 11P == NC USB 11P
TP USB 12N == NC USB 12N
TP USB 12P == NC USB 12P
TP USB 13N == NC USB 13N
TP USB 13P == NC USB 13P

SYNC MASTER=K62 SYNC DATE=01/06/2011
UNUSED SIGNAL ALIAS
Apple Inc.
DRAWING NUMBER 051-8115
REVISION 11.1.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




www.laptop-schematics.com

### PEG Slot Support




www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		9 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		9 OF 98	
IV ALL RIGHTS RESERVED			

SHORT B4 & C4 TOGETHER ROUTE AS A SINGLE 4 MIL TRACE TO R1010  
 ROUTE B5 TO R1010 AS A SEPARATE 10 MIL TRACE



FOR SANDYBRIDGE PROCESSOR

CFG [6:5] : PCIE CONFIGURATION SELECT 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
 CFG [2] : PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

PAGE TITLE			SIZE
CPU DMI/PEG/FDI/RSVD			D
Apple Inc.	DRAWING NUMBER	051-8115	
	REVISION	11.1.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	10 OF 110		
SHEET	10 OF 98		

D

D

C


C

B

B

A

A



**CPU CLOCK/MISC/JTAG**

Apple Inc.

DRAWING NUMBER: 051-8115  
REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 11 OF 110  
SHEET: 11 OF 98

D

C

B


A

D


C


B

A




SYNC DATE=01/06/2011


<b>CPU DDR3 INTERFACES</b>	
 Apple Inc.	DRAWING NUMBER <b>051-8115</b>
REVISION <b>11.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	
PAGE <b>12 OF 110</b>	SHEET <b>12 OF 98</b>



PAGE TITLE		SYNC DATE=01/06/2011	
<b>CPU POWER</b>			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	13 OF 110
		SHEET	13 OF 98



DRAWING TITLE <b>CPU GROUNDS</b>		
Apple Inc.	DRAWING NUMBER 051-8115	SIZE D
	REVISION 11.1.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 14 OF 110	SHEET 14 OF 98	



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5




4

3




2

1


92 37 18 ENET MEDIA SENSE  
97 37 21 ENET LOW PWR



These can be placed close to J2500 and Only for debug access



REMOVE THESE PULL DOWN RESISTORS AFTER PROTO



REMOVE THESE PULL DOWN RESISTORS AFTER PROTO


SYNC MASTER=K62		SYNC DATE=01/06/2011	
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		15 OF 110	
		SHEET	
		15 OF 98	

### CPU VCORE DECOUPLING

14x 22uF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613):


Place inside socket cavity



BULK CAPS ON CPU VREG PAGE 72

10x 10uF and 10x 1uF CAPACITORS

Place inside socket cavity




### CPU VCCIO DECOUPLING

8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders



PLACEMENT\_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT\_NOTE (C1660-C1665):

Place at edge of socket.



### Memory (CPU VCCDDR) DECOUPLING


6x 22uF 0805, 5x 1uF 0402. INTEL RECOMMENDATION 9X 22uF 0805



Note: VCCSA decoupling is on regulator page

### PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 10x 10uF 0805



BULK CAPS ON VTT REG PAGE 78

PAGE TITLE		SYNC MASTER=K62		SYNC DATE=01/06/2011	
CPU NON-GFX DECOUPLING		DRAWING NUMBER	051-8115	SIZE	D
Apple Inc.		REVISION	11.1.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 110		
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 98		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED			




# VAXG DECOUPLING


INTEL RECOMMENDATION 6X22UF 0805,3X 4.7UF

PLACEMENT\_NOTE (C1704-C1709):

Place inside socket cavity




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13880586	1	CAP,4.7UF,10%,6.3V,0603	C1710	VAXG
11380022	1	RES,0 OHM,5%,0603	C1710	NO_VAXG



SYNC MASTER=K62 SYNC DATE=01/06/2011

DRAWING NUMBER		051-8115	SIZE	D
REVISION		11.1.0		
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 17 OF 110		
II NOT TO REPRODUCE OR COPY IT		SHEET 17 OF 98		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



www.laptop-schematics.com

SYNC MASTER=K62 SYNC DATE=01/06/2011

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI


Apple Inc.

DRAWING NUMBER: 051-8115 SIZE: D


REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 18 OF 110 SHEET: 18 OF 98



PAGE TITLE		DRAWING NUMBER	SIZE
PCH DMI/FDI/GRAPHICS		051-8115	D
Apple Inc.		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		19 OF 98	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PCH PCI / FLASHCACHE / USB			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	20 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com


MXM CLKREQ ISOLATION


THIS SIGNAL IS INTENDED FOR FIRMWARE HUB AND WE ARE NOT USING IT.  
This has internal pull up and should not be pulled low.


PAGE TITLE		SYNC DATE=01/06/2011	
<b>PCH MISC</b>			
	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	21 OF 110	SHEET	21 OF 98



PAGE TITLE		
<b>PCH POWER</b>		
	DRAWING NUMBER	051-8115
	REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	22 OF 110	
SHEET	22 OF 98	



PAGE TITLE		SYNC DATE=01/06/2011	
<b>PCH GROUNDS</b>			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 110
		SHEET	23 OF 98



SYNC MASTER=K62 SYNC DATE=01/06/2011

**PCH DECOUPLING**



Apple Inc.

DRAWING NUMBER	051-8115	SIZE	D
REVISION	11.1.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE 24 OF 110 SHEET 24 OF 98




PROCESSOR MINI XDP



PCH MINI XDP




PAGE TITLE		SYNC DATE=01/06/2011	
<b>CPU &amp; PCH XDP</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	25 OF 110
		SHEET	25 OF 98



R2605 OR R2606 CAN BE CHANGED TO "BUF\_CLK" OPTION LATER WHEN FCIM IS FULLY VALIDATED ->


STUFF THIS TO POWER DOWN CK505 ->

UNUSED clock terminations for FCIM MODE




PAGE TITLE		SYNC DATE=01/06/2011	
<b>CLOCK (CK505)</b>			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	26 OF 110		SHEET
			26 OF 98


### RTC Power Sources




### Platform Reset Connections






### PCH RTC Crystal



### PCH 25MHZ CRYSTAL




### Reset Button



SMC PROVIDES RSMRST\_L DE-ASSERTION DELAY UPON ENTRY TO S5  
 SMC PROVIDES RSMRST\_L ASSERTION TIMING REQUIREMENTS UPON EXPECTED EXIT FROM S5  
 SMC MAY FORCE A RSMRST\_L ASSERTION WITHOUT AN S5 POWER TRANSITION IN SOME ERROR CASES  
 PGOOD PROVIDES RSMRST\_L ASSERTION TIMING REQUIREMENTS UPON AN UN-EXPECTED EXIT FROM S5 (POWER LOSS)

SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>CHIPSET SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	27 OF 98



PLACEMENT NOTE:  
PLACE R2970, R2971 and C2950 close to DIMM PIN

PLACEMENT NOTE:  
PLACE R2975, R2976 and C2951 close to DIMM PIN

PLACEMENT NOTE:  
PLACE R2988, R2989 and C2921 close to DIMM PIN

PLACEMENT NOTE:  
PLACE R2968, R2969 and C2961 near CPU

PLACEMENT NOTE:  
PLACE R2978, R2979 and C2991 close to DIMM PIN

EMPTY ONE SET OF OP-AMP & POT WHEN R2960 IS STUFF

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
DDR3 VREF MARGINING		DRAWING NUMBER	051-8115
Apple Inc.		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 110
		SHEET	28 OF 98

8

7

6

5

4

3


2

1


DIMM A (CLOSER TO CPU)

CAPS TO STITCH 1V5\_CPU\_MEM TO GND NEAR DIMM


DIMM B (FURTHER FROM CPU)




EXTRA DECOUPLING CAPS FOR 1V5\_CPU\_MEM RAIL



DECOUPLING CAPS FOR 1V5\_S3\_MEM AT CHANNEL A DIMM CONNECTOR



DECOUPLING CAPS FOR 1V5\_S3\_MEM AT CHANNEL B DIMM CONNECTOR



SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>MEMORY CAPS</b>			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	30 OF 110		SHEET
			29 OF 98

8

7

6


5

4

3

2

1




### Page Notes

Power aliases required by this page  
=PP1V5 S0 MEM A  
=PP1V5 S3 MEM A  
=PP0V75 S0 MEM VTT A  
=PPSPD S0 MEM A (2.5 3 3v)

Signal aliases required by this page  
=I2C SODIMMA SCL ALL DQ DQS DM SIGNALS TO FACILITATE BITSNAPS WITH ALIASES  
=I2C SODIMMA SDA

NEM options provided by this page  
(NONE)

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		DRAWING NUMBER	SIZE
Apple Inc.		051-8115	D
REVISION		11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	PAGE
			31 OF 110
		SHEET	30 OF 98



**Page Notes**

Power aliases required by this page  
 =PPIV5 S0 MEM B  
 =PPIV5 S3 MEM B  
 =PP0V75 S0 MEM VTT B  
 =PPSPD S0 MEM B (2.5V 3.3V)

Signal aliases required by this page  
 =I2C SODIMM SCL ALL DQ DQS DM SIGNALS TO FACILITATE BITSTREAMS WITH ALIASES  
 =I2C SODIMM SDA


MEM options provided by this page  
 (NONE)

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
<b>DDR3 SO-DIMM 1 &amp; 3</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-8115	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	BRANCH
		11.1.0	
		PAGE	SHEET
		32 OF 110	31 OF 98

8	7	6	5	4	3	2	1
CPU CHANNEL A DQS 0 -> DIMM A DQS 7		CPU CHANNEL B DQS 0 -> DIMM B DQS 7		CPU CHANNEL A DQS 1 -> DIMM A DQS 6		CPU CHANNEL B DQS 1 -> DIMM B DQS 6	
MEM A DQS N<0>	MEM A DQS N<7>	MEM B DQS N<0>	MEM B DQS N<7>	MEM A DQS N<1>	MEM A DQS N<6>	MEM B DQS N<1>	MEM B DQS N<6>
MEM A DQS P<0>	MEM A DQS P<7>	MEM B DQS P<0>	MEM B DQS P<7>	MEM A DQS P<1>	MEM A DQS P<6>	MEM B DQS P<1>	MEM B DQS P<6>
MEM A DQ<7>	MEM A DQ<57>	MEM B DQ<7>	MEM B DQ<61>	MEM A DQ<15>	MEM A DQ<49>	MEM B DQ<15>	MEM B DQ<51>
MEM A DQ<6>	MEM A DQ<56>	MEM B DQ<6>	MEM B DQ<60>	MEM A DQ<14>	MEM A DQ<48>	MEM B DQ<6>	MEM B DQ<50>
MEM A DQ<5>	MEM A DQ<55>	MEM B DQ<5>	MEM B DQ<59>	MEM A DQ<13>	MEM A DQ<47>	MEM B DQ<5>	MEM B DQ<49>
MEM A DQ<4>	MEM A DQ<54>	MEM B DQ<4>	MEM B DQ<58>	MEM A DQ<12>	MEM A DQ<46>	MEM B DQ<4>	MEM B DQ<48>
MEM A DQ<3>	MEM A DQ<53>	MEM B DQ<3>	MEM B DQ<57>	MEM A DQ<11>	MEM A DQ<45>	MEM B DQ<3>	MEM B DQ<47>
MEM A DQ<2>	MEM A DQ<52>	MEM B DQ<2>	MEM B DQ<56>	MEM A DQ<10>	MEM A DQ<44>	MEM B DQ<2>	MEM B DQ<46>
MEM A DQ<1>	MEM A DQ<51>	MEM B DQ<1>	MEM B DQ<55>	MEM A DQ<9>	MEM A DQ<43>	MEM B DQ<1>	MEM B DQ<45>
MEM A DQ<0>	MEM A DQ<50>	MEM B DQ<0>	MEM B DQ<54>	MEM A DQ<8>	MEM A DQ<42>	MEM B DQ<0>	MEM B DQ<44>
CPU CHANNEL A DQS 2 -> DIMM A DQS 5		CPU CHANNEL B DQS 2 -> DIMM B DQS 5		CPU CHANNEL A DQS 3 -> DIMM A DQS 4		CPU CHANNEL B DQS 3 -> DIMM B DQS 4	
MEM A DQS N<2>	MEM A DQS N<5>	MEM B DQS N<2>	MEM B DQS N<5>	MEM A DQS N<3>	MEM A DQS N<4>	MEM B DQS N<3>	MEM B DQS N<4>
MEM A DQS P<2>	MEM A DQS P<5>	MEM B DQS P<2>	MEM B DQS P<5>	MEM A DQS P<3>	MEM A DQS P<4>	MEM B DQS P<3>	MEM B DQS P<4>
MEM A DQ<23>	MEM A DQ<40>	MEM B DQ<23>	MEM B DQ<45>	MEM A DQ<31>	MEM A DQ<37>	MEM B DQ<23>	MEM B DQ<32>
MEM A DQ<22>	MEM A DQ<39>	MEM B DQ<22>	MEM B DQ<44>	MEM A DQ<30>	MEM A DQ<36>	MEM B DQ<22>	MEM B DQ<31>
MEM A DQ<21>	MEM A DQ<38>	MEM B DQ<21>	MEM B DQ<43>	MEM A DQ<29>	MEM A DQ<35>	MEM B DQ<21>	MEM B DQ<30>
MEM A DQ<20>	MEM A DQ<37>	MEM B DQ<20>	MEM B DQ<42>	MEM A DQ<28>	MEM A DQ<34>	MEM B DQ<20>	MEM B DQ<29>
MEM A DQ<19>	MEM A DQ<36>	MEM B DQ<19>	MEM B DQ<41>	MEM A DQ<27>	MEM A DQ<33>	MEM B DQ<19>	MEM B DQ<28>
MEM A DQ<18>	MEM A DQ<35>	MEM B DQ<18>	MEM B DQ<40>	MEM A DQ<26>	MEM A DQ<32>	MEM B DQ<18>	MEM B DQ<27>
MEM A DQ<17>	MEM A DQ<34>	MEM B DQ<17>	MEM B DQ<39>	MEM A DQ<25>	MEM A DQ<31>	MEM B DQ<17>	MEM B DQ<26>
MEM A DQ<16>	MEM A DQ<33>	MEM B DQ<16>	MEM B DQ<38>	MEM A DQ<24>	MEM A DQ<30>	MEM B DQ<16>	MEM B DQ<25>
CPU CHANNEL A DQS 4 -> DIMM A DQS 3		CPU CHANNEL B DQS 4 -> DIMM B DQS 3		CPU CHANNEL A DQS 5 -> DIMM A DQS 2		CPU CHANNEL B DQS 5 -> DIMM B DQS 2	
MEM A DQS N<4>	MEM A DQS N<3>	MEM B DQS N<4>	MEM B DQS N<3>	MEM A DQS N<5>	MEM A DQS N<2>	MEM B DQS N<5>	MEM B DQS N<2>
MEM A DQS P<4>	MEM A DQS P<3>	MEM B DQS P<4>	MEM B DQS P<3>	MEM A DQ<47>	MEM A DQ<17>	MEM B DQS P<4>	MEM B DQS P<2>
MEM A DQ<39>	MEM A DQ<28>	MEM B DQ<39>	MEM B DQ<28>	MEM A DQ<46>	MEM A DQ<16>	MEM B DQ<39>	MEM B DQ<27>
MEM A DQ<38>	MEM A DQ<27>	MEM B DQ<38>	MEM B DQ<27>	MEM A DQ<45>	MEM A DQ<15>	MEM B DQ<38>	MEM B DQ<26>
MEM A DQ<37>	MEM A DQ<26>	MEM B DQ<37>	MEM B DQ<26>	MEM A DQ<44>	MEM A DQ<14>	MEM B DQ<37>	MEM B DQ<25>
MEM A DQ<36>	MEM A DQ<25>	MEM B DQ<36>	MEM B DQ<25>	MEM A DQ<43>	MEM A DQ<13>	MEM B DQ<36>	MEM B DQ<24>
MEM A DQ<35>	MEM A DQ<24>	MEM B DQ<35>	MEM B DQ<24>	MEM A DQ<42>	MEM A DQ<12>	MEM B DQ<35>	MEM B DQ<23>
MEM A DQ<34>	MEM A DQ<23>	MEM B DQ<34>	MEM B DQ<23>	MEM A DQ<41>	MEM A DQ<11>	MEM B DQ<34>	MEM B DQ<22>
MEM A DQ<33>	MEM A DQ<22>	MEM B DQ<33>	MEM B DQ<22>	MEM A DQ<40>	MEM A DQ<10>	MEM B DQ<33>	MEM B DQ<21>
MEM A DQ<32>	MEM A DQ<21>	MEM B DQ<32>	MEM B DQ<21>	MEM A DQ<39>	MEM A DQ<9>	MEM B DQ<32>	MEM B DQ<20>
CPU CHANNEL A DQS 6 -> DIMM A DQS 1		CPU CHANNEL B DQS 6 -> DIMM B DQS 1		CPU CHANNEL A DQS 7 -> DIMM A DQS 0		CPU CHANNEL B DQS 7 -> DIMM B DQS 0	
MEM A DQS N<6>	MEM A DQS N<1>	MEM B DQS N<6>	MEM B DQS N<1>	MEM A DQS N<7>	MEM A DQS N<0>	MEM B DQS N<6>	MEM B DQS N<0>
MEM A DQS P<6>	MEM A DQS P<1>	MEM B DQS P<6>	MEM B DQS P<1>	MEM A DQS P<7>	MEM A DQS P<0>	MEM B DQS P<6>	MEM B DQS P<0>
MEM A DQ<55>	MEM A DQ<12>	MEM B DQ<55>	MEM B DQ<8>	MEM A DQ<63>	MEM A DQ<5>	MEM B DQ<55>	MEM B DQ<2>
MEM A DQ<54>	MEM A DQ<11>	MEM B DQ<54>	MEM B DQ<7>	MEM A DQ<62>	MEM A DQ<4>	MEM B DQ<54>	MEM B DQ<1>
MEM A DQ<53>	MEM A DQ<10>	MEM B DQ<53>	MEM B DQ<6>	MEM A DQ<61>	MEM A DQ<3>	MEM B DQ<53>	MEM B DQ<0>
MEM A DQ<52>	MEM A DQ<9>	MEM B DQ<52>	MEM B DQ<5>	MEM A DQ<60>	MEM A DQ<2>	MEM B DQ<52>	MEM B DQ<0>
MEM A DQ<51>	MEM A DQ<8>	MEM B DQ<51>	MEM B DQ<4>	MEM A DQ<59>	MEM A DQ<1>	MEM B DQ<51>	MEM B DQ<0>
MEM A DQ<50>	MEM A DQ<7>	MEM B DQ<50>	MEM B DQ<3>	MEM A DQ<58>	MEM A DQ<0>	MEM B DQ<50>	MEM B DQ<0>
MEM A DQ<49>	MEM A DQ<6>	MEM B DQ<49>	MEM B DQ<2>	MEM A DQ<57>	MEM A DQ<0>	MEM B DQ<49>	MEM B DQ<0>
MEM A DQ<48>	MEM A DQ<5>	MEM B DQ<48>	MEM B DQ<1>	MEM A DQ<56>	MEM A DQ<0>	MEM B DQ<48>	MEM B DQ<0>

### DDR3 RESET SUPPORT

SNB? CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.



### MEMORY CLOCK ALIASING

MEM A CLK P<0>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK P<0>
MEM A CLK N<0>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK N<0>
MEM A CLK P<1>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK P<1>
MEM A CLK N<1>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK N<1>
MEM A CLK P<2>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK P<2>
MEM A CLK N<2>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK N<2>
MEM A CLK P<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK P<3>
MEM A CLK N<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM A CLK N<3>
MEM B CLK P<0>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK P<0>
MEM B CLK N<0>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK N<0>
MEM B CLK P<1>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK P<1>
MEM B CLK N<1>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK N<1>
MEM B CLK P<2>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK P<2>
MEM B CLK N<2>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK N<2>
MEM B CLK P<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK P<3>
MEM B CLK N<3>	MAKE_BASE=TRUE	NO_TEST=TRUE	MEM B CLK N<3>

	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0

S	R	CLK	D	Q	QB
L	H	X	X	L	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	POSEDGE	L	L	H
H	H	POSEDGE	H	H	L

SYNC MASTER=K62 SYNC DATE=01/06/2011

**DDR3 SUPPORT AND BITSWAPS**

Apple Inc.


DRAWING NUMBER: 051-8115 SIZE: D

REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED


PAGE: 33 OF 110 SHEET: 32 OF 98





SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
PCI-E Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-8115	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		11.1.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	34 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	33 OF 98
IV ALL RIGHTS RESERVED			

# USB HUB-1



SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
DEFAULT K23F ==> 1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

## BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USX2061-AEZG	U3500,U3600	CRITICAL	HUB_USX2061
338S0824	2	SMSC USB2514B	U3500,U3600	CRITICAL	HUB_USB2514B

SYNC MASTER=K62 SYNC DATE=01/06/2011

**USB HUB 1**

Apple Inc.


DRAWING NUMBER: 051-8115 SIZE: D

REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 35 OF 110 SHEET: 34 OF 98

# USB HUB-2




SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>USB HUB 2</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	36 OF 110
		SHEET	35 OF 98


CAESAR IV 1.2V INT.VR CMPTS




CAESAR IV POWER ENABLE CIRCUIT




CAESAR IV ACTIVITY LED




CAESAR IV WAKE# ISOLATION




CAESAR IV 25MHZ XTAL



CAESAR IV SW RESET GATING




CAESAR IV RESET CONNECTION




CAESAR IV STRAPS (NONE)

CAESAR IV CLKREQ ISOLATION



SYNC MASTER=K62		SYNC DATE=01/06/2011	
CAESAR IV SUPPORT			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		36 OF 98	
IV ALL RIGHTS RESERVED			



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below.  
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY.  
If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor.  
Special Star routing needed on these pins. Decoupling on Pg 37.

Internal 1.2V Switching Regulator pins.

LR\_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.  
Connect only to U3900 pin 20.

MUST DO: REMOVE C/R3959 AFTER PROTO 2

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EPI to program at startup. (Required ROM size 1 Mbit)


ENET 1.2V SR IS ENABLED IF FLOATING.

ENET\_CR Signals


BCM requests SD CR[0:7], CMD, CLK termination.  
ENET\_SR\_DISABLE  
If ENET switching regulator is used, this pin can float (alias to TP\_). If not used, must be pulled to 3.3V ENET via 1K resistor (not provided on this page).

ETHERNET PHY (CAESAR IV) drawing information including Apple Inc. logo, drawing number 051-8115, revision 11.1.0, and a notice of proprietary property.

THIS PAGE DIFFERENT BETWEEN K60 and K62.



SYNC MASTER=K60 MARK		SYNC DATE=01/06/2011	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	40 OF 110
		SHEET	38 OF 98



K18 has 0.475-ohm upstream of L4110

APN: 338S0753 ->

PLACEMENT NOTE-Place C4170 close to U1800

PLACEMENT NOTE-Place C4171 close to U1800

PLACEMENT NOTE-PLACE C4175 CLOSE TO U4100


PLACEMENT NOTE-PLACE C4176 CLOSE TO U4100

External power-on reset (IPU 100K):  
Per LSI, R4162 and C4162 can be NOSTUFF ->


SYNC MASTER=K60 ROSITA SYNC DATE=01/06/2011

PAGE TITLE		DRAWING NUMBER	
FireWire LLC/PHY (FW643)		051-8115	
Apple Inc.		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		41 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 98	
IV ALL RIGHTS RESERVED			


FW643 1.0V GENERATION



Termination  
Place close to FireWire PHY



1394 PHY DATA/STROBE OPTIONS




2ND & 3RD TPA/TPB PAIR UNUSED

- FW\_P1\_TPBIAS = NC FW\_PORT1\_TPBIAS
  - FW\_P1\_TPA\_P = NC FW\_PORT1\_TPA\_P
  - FW\_P1\_TPA\_N = NC FW\_PORT1\_TPA\_N
  - FW\_P1\_TPB\_P = NC FW\_PORT1\_TPB\_P
  - FW\_P1\_TPB\_N = NC FW\_PORT1\_TPB\_N
  - FW\_P2\_TPBIAS = NC FW\_PORT2\_TPBIAS
  - FW\_P2\_TPA\_P = NC FW\_PORT2\_TPA\_P
  - FW\_P2\_TPA\_N = NC FW\_PORT2\_TPA\_N
  - FW\_P2\_TPB\_P = NC FW\_PORT2\_TPB\_P
  - FW\_P2\_TPB\_N = NC FW\_PORT2\_TPB\_N
- NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS


SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE <b>FireWire: 1394B MISC</b>			
DRAWING NUMBER 051-8115		SIZE D	
REVISION 11.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 42 OF 110		SHEET 40 OF 98	






SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>FIREWIRE CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	43 OF 110
		SHEET	41 OF 98

SILKSCREEN:SATA0 SATA PORT A0 FOR HDD



HDD Power




SILKSCREEN:SATA1 SATA PORT A1 FOR SSD/ODD


BOMPTION OPTIONS FOR SATA PORT A1 AND A2

A1	A2	ODD_SATA:P1	ODD_SATA:P2
SSD	ODD		X
ODD		X	


USE OF PORT A2 FOR SSD IS NOT INTENDED VIA BOMPTION THOUGH MLB SUPPORTS IT K60E should stuff S\_P1\_ODD=YES because it has no SSD option.




SSD Power




SILKSCREEN:SATA2 SATA PORT A2 FOR ODD



ODD PWR CONTROL



SATA Activity LED



SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
<b>SATA Connectors</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	45 OF 110
		SHEET	42 OF 98

D

D

C

C


B

B

A

A

### USB / SMC DEBUG MUX ADDED AT EVT & SWITCH TO S5 RAIL



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

#### USB PORT POWER:

EACH PORT IS HARDWARE Capable of :  
 STATE MAX MIN ( WITHIN THE TOLERANCE )  
 S0, S3 2.7A 2.1A -- PER PORT


WHEN CURRENT HITS LIMIT, TPS2561 BECOME CONSTANT CURRENT MODE AND STAY AT THE LIMIT LEVEL UNTIL THERMAL SHUTDOWN WHEN JUNCTION REACH 130C  
 SOFTWARE WILL ALLOW 500MA/PORT, PLUS 2700MA EXTRA POWER TO BE distributed to approved devices on a 1st-come, 1st-served basis.

EXAMPLE: Port 1 - iPad fast charging = 2100mA  
 Port 2 - Wired Keyboard = 1100mA  
 Port 3 - iPhone fast charging = 1000mA  
 PORT 4 - USB 2.0 500MA = 500MA  
 TOTAL: 4700MA


SYNC MASTER=K62		SYNC DATE=01/06/2011	
EXTERNAL USB CONNECTORS			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


### IR RECEIVER CONNECTOR



### CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR



### SD Card Reader Board ( Lazarus )




Skin Temp sense at upper Left Screen corner


SYNC MASTER=K62		SYNC DATE=01/06/2011	
Internal USB Connections			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 110
		SHEET	44 OF 98

### SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A LIMIT) HAS ACTIVE LOAD DISCHARGE SO R4800 IS NOSTUFF.



### SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO CIRCUIT










### SD CARD CONNECTOR



SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8115	D
		REVISION	11.1.0
PAGE		BRANCH	
48 OF 110			
SHEET		45 OF 98	

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


338S0878



SMC PB3: SMC\_IG\_THROTTLE\_L for MG systems. Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)  
 SMC PG1: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
<b>SMC</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-8115	D
REVISION		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	49 OF 110		SHEET
			46 OF 98

SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.


MISC. SIGNAL ALIASES




UNUSED PORT 7 ANALOG SENSORS




UNUSED TP/NC ALIASES




POWER BUTTON




SMC Crystal Circuit




MEM\_EVENT



SMC & MXM THERMTRIP LEVEL SHIFTING




SMC PROCHOT 3.3V LEVEL SHIFTING




SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>SMC Support</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	50 OF 110
		SHEET	47 OF 98


### LPC+SPI Connector



### Alternate SPI ROM Support



### SPI Bus Series Resistance Option



SYNC MASTER=K62 AARON		SYNC DATE=11/30/2009	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 98	
IV ALL RIGHTS RESERVED			



### PCH "SMBUS" CONNECTIONS

### PCH "SML 0" CONNECTIONS

### SMC "A" SMBUS CONNECTIONS

NOTE: SMC RMT BUS REMAINS POWERED AND MAY BE ACTIVE IN S3 STATE  
BUS A CAN USE EITHER INTERNAL SMC CHANNEL 0 OR 1, K74 CHOOSES 1

THIS PAGE DIFFERENT BETWEEN K60 AND K62.

### SMC "MANAGEMENT" SMBUS (BUS 1)

USES INTERNAL SMC CONTROLLER CHANNEL 1 ONLY

### SMC SLAVE SMBUS "2" CONNECTIONS

USES INTERNAL SMC CONTROLLER CHANNEL 2 ONLY (NO CONNECTIONS, JUST PULLUP)

### SMC "B" SMBUS CONNECTIONS

BUS B CAN USE EITHER INTERNAL SMC CHANNEL 0 OR 1, K60/62 CHOOSES 0

### DISPLAY TCON TO SPTX OR O2M BLC

### SMC "0" SMBUS CONNECTIONS

USES INTERNAL SMC CONTROLLER CHANNEL 0 ONLY






















### T29 I2C CONNECTIONS

I2C BUS PULL-UP RAIL MUST REFLECT WHEN USB POWER (VBUS) IS VALID.

### PCH "SML 1" CONNECTIONS


#### PCH (FOR TEMP)

U1800 (SLAVE)  
(WRITE: 0X86 READ: 0X89)  
SML\_PCH\_1\_CLK MAKE\_BASE=TRUE  
SML\_PCH\_1\_DATA MAKE\_BASE=TRUE




THE PCH address is user programmable by SPI ROM


SYNC MASTER=K60 MARK		SYNC DATE=01/06/2011	
<b>SMBUS CONNECTIONS</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	52 OF 110
		SHEET	49 OF 98




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5300	CPU_V5_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5300	NO_CPU_V5_SENSE
132S0080	2	CAP, 0.22UF, 402	C5301, C5302	CPU_V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5301, C5302	NO_CPU_V5_SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES, MTL FILM, 1/16W, 9.31K, 0402	R5331	CPUVCORE-3PH
114S0345	1	RES, MTL FILM, 1/16W, 21K, 0402	R5331	CPUVCORE-4PH




DIMM VDD 1.5V (LIKELY DEVELOPMENT ONLY)  
SENSE RESISTOR CURRENT (IM0R) AND VOLTAGE (VM0R) SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5371, C5372	DIMM_V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5371, C5372	PRODUCTION




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5310	CPU_VCCSA_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5310	NO_CPU_VCCSA_SENSE
132S0080	2	CAP, 0.22UF, 402	C5311, C5312	CPU_VCCSA_SENSE
116S0004	2	RES, 0 OHM, 402	C5311, C5312	NO_CPU_VCCSA_SENSE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	2	CAP, 0.22UF, 402	C5340, C5342	VAXG
116S0004	2	RES, 0 OHM, 402	C5340, C5342	NO_VAXG



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5320	1V05_PCH_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5320	NO_1V05_PCH_SENSE
132S0080	2	CAP, 0.22UF, 402	C5321, C5322	1V05_PCH_SENSE
116S0004	2	RES, 0 OHM, 402	C5321, C5322	NO_1V05_PCH_SENSE



NOTE: TOTAL CPU POWER = VCC0\*IC0C + VCC1\*IC1C + VCC2\*IC2C + VCC3\*IC3C + VV1R\*IC1R

where IC1R = IV1R - IN1R - ICSR

SYNC MASTER=K62 SYNC DATE=01/06/2011

**CPU/PCH/GPU POWER SENSE**

Apple Inc.

DRAWING NUMBER: 051-8115 SIZE: D


REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 53 OF 110  
SHEET: 50 OF 98

www.laptop-schematics.com

HDD OOB TEMPERATURE SENSING




DRIVE ACTIVE = VALID SIGNAL PROTOCOL BETWEEN 0-2.0V.  
 DRIVE ASLEEP = HDD DRIVES HDD\_OOB\_TEMP LOW  
 DRIVE ABSENT = OOB IS PULLED HIGH UNLESS PCH DETERMINES SSD PRESENT AND DRIVES USE\_HDD\_OOB\_L LOW WHICH THEN PULLS HDD\_OOB\_TEMP LOW.

NOTE: WILL BE CONNECTED TO SATA PWR CONNECTOR PIN 11  
 THIS PIN IS ORIGINALLY INTENDED FOR HDD LED OUTPUT,  
 AND ALSO FOR HDD STAGGERED PIN UP (FLOATING) OR IMMEDIATE SPIN-UP (GROUND).  
 BOTH FUNCTIONS NOT USED.

www.laptop-schematics.com


SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>HDD OOB SENSE</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 110
		SHEET	51 OF 98

### SNS T1: PRODUCTION TEMP SENSOR IC




EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93

### AMBIENT TEMP SENSOR




AMBIENT TEMP SENSOR ON K62 GOES TO J5500. ON K60 IT IS SHARED.

### MXM HTSK TEMP SENSOR




SILK\_PART=MXM HSK  
J5530  
53398-8602

### ODD TEMP SENSOR




SILK\_PART=ODD TEMP  
J5510  
53780-8602  
CRITICAL 518S0698

### CPU PROXIMITY TEMP SENSOR




### RIGHT SKIN TEMP SENSOR




SILK\_PART=SKIN RIGHT TEMP  
J5520  
53261-8602  
CRITICAL 518S0665

### CPU HTSK TEMP SENSOR




SILK\_PART=CPU HSK  
J5521  
53398-8602  
CRITICAL 518S0678

### LEFT SKIN TEMP SENSOR



THIS PAGE DIFFERENT BETWEEN K60 AND K62.

### SNS T2: DEVELOPMENT TEMP SENSOR IC




EMC1414-A-AIZL: 33K PULL UP: I2C ADDRESS: WRITE: 0x78, READ: 0x79

SYNC MASTER=K60 MARK SYNC DATE=01/06/2011

### TEMP SENSORS

	Apple Inc.	
	DRAWING NUMBER 051-8115	SIZE D
REVISION 11.1.0		BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 55 OF 110		SHEET 52 OF 98



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
<b>HD AND OD FAN</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		56 OF 110	
SHEET		53 OF 98	

www.laptop-schematics.com

SMC'S FAN3 OUTPUT CONTROL FAN 2



www.laptop-schematics.com


FAN 3 SMC CONTROL (UNUSED)


SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
PAGE TITLE <b>CPU FAN</b>			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH
			PAGE 57 OF 110
			SHEET 54 OF 98



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
<b>SPI ROM</b>			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 110
		SHEET	55 OF 98




PAGE TITLE		SYNC DATE=01/06/2011	
<b>AUDIO: CODEC/REGULATOR</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





RIGHT CH SPEAKER AMP  
APPLE P/N 353S3069

R6402 = HIGH = 400 KHZ  
SPEAKER AMP GAIN = +15.2 DB  
SPEAKER AMP RIN = 104K NOMINAL W/ +15.2 DB GAIN  
FC\_HPF, TWEETERS = ~850 HZ (0.0018 UF)  
FC\_HPF, WOOFERS = ~22.5 HZ (0.068 UF)




www.laptop-schematics.com

SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
<b>AUDIO: SPEAKER AMP 1</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 110
		SHEET	58 OF 98

LEFT CH SPEAKER AMP  
APPLE P/N 353S3069

R6502 = LOW = 300 KHZ  
SPEAKER AMP GAIN = +15.2 DB  
SPEAKER AMP RIN = 104K NOMINAL W/ +15.2 DB GAIN  
FC\_HPF, TWEETERS = ~850 HZ (0.0018 UF)  
FC\_HPF, WOOFERS = ~22.5 HZ (0.068 UF)



www.laptop-schematics.com

SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 110
		SHEET	59 OF 98
		SIZE	D

8

7

6

5

4

3

2

1

### INTERNAL MIC CON APPLE P/N 518S0677

### SPEAKER CABLE CONNECTORS

APPLE P/N 518S0748  
APPLE P/N 518S0656




PROPERTIES FOR ALL SPKR NETS

CRITICAL  
J6602  
78048-0473  
M-RT-SM

PROPERTIES FOR ALL SPKR NETS

CRITICAL  
J6603  
78048-0573  
M-RT-SM

WOOFER (BR)  
TWEETER (FR)



D

D

C

C


B

B

A

A

### REMOTE I/O CONNECTOR APPLE P/N 518S0723




PAGE TITLE		SYNC DATE=01/06/2011	
Audio: MLB to I/O Conn.		DRAWING NUMBER	051-8115
Apple Inc.		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






# SLP\_S4 ENABLES





# SLP\_S3 ENABLES




SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
<b>POWER SEQUENCING ENABLES</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PGOOD COMPARATORS FOR PP1V8\_S0 AND PP12V\_S0



S0 RAILS PGOOD

VCCSA POWERGOOD




ALL SYS PWRGD CIRCUIT

PAGE TITLE		DRAWING NUMBER	
POWER SEQUENCING PGOOD		051-8115	
Apple Inc.		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 98	
IV ALL RIGHTS RESERVED			




# CPU CORE/AXG REG 1.1V/75A O/P= PPVCORE\_S0\_CPU\_REG




CPU VCORE  
 VOUT = VCORE  
 PEAK = 75A  
 AVG = 55A

VREG: PPVCORE S0 CPU		DRAWING NUMBER 051-8115	SIZE D
Apple Inc.		REVISION 11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 71 OF 110 SHEET 65 OF 98	



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
VREG: CPU CORE - PHASES 1-3			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
		REVISION	
		11.1.0	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	72 OF 110		SHEET
	66 OF 98		

# AXG PHASE (MAX 15A)



www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K60 AARON		SYNC DATE=N/A	
<b>VREG:AXG PHASE/CORE - CAPS</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	73 OF 110
		SHEET	67 OF 98

1V05 REGULATOR for CPU & PCH VCCIO O/P= PP1V05\_S0\_REG

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A




1.05V DEFAULT, OTHER VALUES TBD

VID<3:0>	Voltage
0000	+1.100V
0011	+1.050V

SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>1V05 REGULATOR</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	74 OF 110
		SHEET	68 OF 98

8 7 6 5 4 3 2 1

# CPU VCCSA 0.925V (8.8A MAX)



NOTE: THIS RAIL IS COMING FROM PPVCCSA\_S0\_INPUT\_SNS AFTER SENSE RES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0330	2	POLYTANT, 6V, 220UF, 25MOHM	C7509, C7510	


Place C7507 inside cavity  
Place C7508 inside cavity

NOTE: THIS POWER RAIL IS BEFORE THE SENSE RES R5310

SYNC MASTER=K62		SYNC DATE=11/15/2010	
<b>CPU VCCSA REGULATOR</b>			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	75 OF 110
		SHEET	69 OF 98

# 3V3 S5 REGULATOR

# 5V S3 REGULATOR



PAGE TITLE		DRAWING NUMBER	
5V S3 / 3V3 S5 VREGS		051-8115	
Apple Inc.		SIZE D	
REVISION		BRANCH	
11.1.0		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		77 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70 OF 98	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


8 7 6 5 4 3 2 1

D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1

# 1.5 V DDR SUPPLY




# 1.8 V SUPPLY

1A Average current

$$V_o = 0.8 * (1 + R_a / R_b)$$


$$V_o = 0.8 * (1 + 59 / 47) = 1.804V$$



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
1.5V / 1.8V VREGS			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# 3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




www.laptop-schematics.com

SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>3.42 G3HOT SUPPLY</b>			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	79 OF 110
		SHEET	72 OF 98






SYNC MASTER=K62		SYNC DATE=01/06/2011	
<b>S3+S0 FETS</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	80 OF 110
		SHEET	73 OF 98

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com





SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
PAGE TITLE			
12V S0 & 12V S5 switch			
DRAWING NUMBER		SIZE	
051-8115		D	
REVISION		BRANCH	
11.1.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
81 OF 110		74 OF 98	

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



**MXM SPEC POWER REQUIREMENTS**  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT

**MXM DP PORT ROUTING**

	K62	K60
DP A	EXT DP1	EXT DP1
DP B	T29 DP2	T29 DP2
DP C	INT DP	INT DP
DP D	T29 DP1	T29 DP1
DP E	EXT DP2	

SYNC MASTER=K62 SYNC DATE=01/06/2011

**MXM PCIe, DP & Power**

Apple Inc.

DRAWING NUMBER: 051-8115  
 REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 84 OF 110  
 SHEET: 75 OF 98


# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
 - =SMB\_MXM\_THRM\_CLK



BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



PAGE TITLE		SYNC DATE=N/A	
<b>MXM I/O</b>			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		85 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		76 OF 98	
IV ALL RIGHTS RESERVED			

# MXM TX CAPS

# MXM RX CAPS

PEG R2D C P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<15>
PEG R2D C N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<15>
PEG R2D C N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<14>
PEG R2D C P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<14>
PEG R2D C N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<13>
PEG R2D C P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<13>
PEG R2D C P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<12>
PEG R2D C N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<12>
PEG R2D C N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<11>
PEG R2D C P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<11>
PEG R2D C N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<10>
PEG R2D C P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<10>
PEG R2D C P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<9>
PEG R2D C N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<9>
PEG R2D C N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<8>
PEG R2D C P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<8>
PEG R2D C P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<7>
PEG R2D C N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<7>
PEG R2D C P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<6>
PEG R2D C N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<6>
PEG R2D C N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<5>
PEG R2D C P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<5>
PEG R2D C N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<4>
PEG R2D C P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<4>
PEG R2D C P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<3>
PEG R2D C N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<3>
PEG R2D C N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<2>
PEG R2D C P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<2>
PEG R2D C P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<1>
PEG R2D C N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<1>
PEG R2D C N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<0>
PEG R2D C P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<0>

MXM PCIE D2R P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<0>
MXM PCIE D2R N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<0>
MXM PCIE D2R P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<1>
MXM PCIE D2R N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<1>
MXM PCIE D2R P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<2>
MXM PCIE D2R N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<2>
MXM PCIE D2R P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<3>
MXM PCIE D2R N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<3>
MXM PCIE D2R P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<4>
MXM PCIE D2R N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<4>
MXM PCIE D2R P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<5>
MXM PCIE D2R N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<5>
MXM PCIE D2R P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<6>
MXM PCIE D2R N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<6>
MXM PCIE D2R P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<7>
MXM PCIE D2R N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<7>
MXM PCIE D2R P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<8>
MXM PCIE D2R N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<8>
MXM PCIE D2R P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<9>
MXM PCIE D2R N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<9>
MXM PCIE D2R P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<10>
MXM PCIE D2R N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<10>
MXM PCIE D2R P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<11>
MXM PCIE D2R N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<11>
MXM PCIE D2R P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<12>
MXM PCIE D2R N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<12>
MXM PCIE D2R P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<13>
MXM PCIE D2R N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<13>
MXM PCIE D2R P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<14>
MXM PCIE D2R N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<14>
MXM PCIE D2R P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<15>
MXM PCIE D2R N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<15>

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
<b>MXM PCIE CAPS</b>			
	Apple Inc.		DRAWING NUMBER 051-8115
			REVISION 11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH PAGE 86 OF 110 SHEET 77 OF 98

Page Notes

Power aliases required by this page:

---

Signal aliases required by this page:  
(NONE)

---

BOM options provided by this page:  
(NONE)

MXM ALIAS

```

75 MXM DP A ML P<0..3> == DP EXTA ML C P<0..3> 84 93
    MAKE_BASE=TRUE NO_TEST=TRUE
75 MXM DP A ML N<0..3> == DP EXTA ML C N<0..3> 84 93
    MAKE_BASE=TRUE NO_TEST=TRUE
75 MXM DP A AUX P == DP EXTA AUXCH C P 78 84 93
    MAKE_BASE=TRUE NO_TEST=TRUE
75 MXM DP A AUX N == DP EXTA AUXCH C N 78 84 93
    MAKE_BASE=TRUE NO_TEST=TRUE
75 MXM DP A HPD == DP EXTA HPD 84
    MAKE_BASE=TRUE NO_TEST=TRUE
    
```

T29 CONN POWER CONTROL ALIAS

```

95 84 PP3V3 SW DPAEWR == PP3V3 SW DPAEWR 6
97 36 31 10 PCIE WAKE L == T29 WAKE L 84
    
```

T29 MXM DP ALIAS

```

93 75 MXM DP D ML P<0..3> == DP T29SNK0 ML C P<0..3> 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
93 75 MXM DP D ML N<0..3> == DP T29SNK0 ML C N<0..3> 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
93 75 MXM DP D AUX P == DP T29SNK0 AUXCH C P 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
93 75 MXM DP D AUX N == DP T29SNK0 AUXCH C N 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
75 MXM DP D HPD == DP T29SNK0 HPD 86
    MAKE_BASE=TRUE NO_TEST=TRUE

93 75 MXM DP B ML P<0..3> == DP T29SNK1 ML C P<0..3> 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
93 75 MXM DP B ML N<0..3> == DP T29SNK1 ML C N<0..3> 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
93 75 MXM DP B AUX P == DP T29SNK1 AUXCH C P 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
93 75 MXM DP B AUX N == DP T29SNK1 AUXCH C N 86 96
    MAKE_BASE=TRUE NO_TEST=TRUE
75 MXM DP B HPD == DP T29SNK1 HPD 86
    MAKE_BASE=TRUE NO_TEST=TRUE
    
```

Unused MXM Interfaces

```

93 76 MXM LVDS A CLK N == NC MXM LVDS A CLK N
    MAKE_BASE=TRUE NO_TEST=TRUE
93 76 MXM LVDS A CLK P == NC MXM LVDS A CLK P
    MAKE_BASE=TRUE NO_TEST=TRUE
93 76 MXM LVDS A DATA N<3..0> == NC MXM LVDS A DATA N<3..0>
    MAKE_BASE=TRUE NO_TEST=TRUE
93 76 MXM LVDS A DATA P<3..0> == NC MXM LVDS A DATA P<3..0>
    MAKE_BASE=TRUE NO_TEST=TRUE
93 76 MXM LVDS B CLK N == NC MXM LVDS B CLK N
    MAKE_BASE=TRUE NO_TEST=TRUE
93 76 MXM LVDS B CLK P == NC MXM LVDS B CLK P
    MAKE_BASE=TRUE NO_TEST=TRUE
93 76 MXM LVDS B DATA N<3..0> == NC MXM LVDS B DATA N<3..0>
    MAKE_BASE=TRUE NO_TEST=TRUE
93 76 MXM LVDS B DATA P<3..0> == NC MXM LVDS B DATA P<3..0>
    MAKE_BASE=TRUE NO_TEST=TRUE
    
```

Unused T29 Interfaces

```

86 T29 D2R N<2..3> == NC T29 D2R N<2..3>
    MAKE_BASE=TRUE NO_TEST=TRUE
86 T29 D2R P<2..3> == NC T29 D2R P<2..3>
    MAKE_BASE=TRUE NO_TEST=TRUE
86 T29 R2D C N<2..3> == NC T29 R2D C N<2..3>
    MAKE_BASE=TRUE NO_TEST=TRUE
86 T29 R2D C P<2..3> == NC T29 R2D C P<2..3>
    MAKE_BASE=TRUE NO_TEST=TRUE
86 T29 LSEO<3> == T29 LSEO LSEO1 == T29 LSEO<3> 86
    MAKE_BASE=TRUE NO_TEST=TRUE
86 T29 LSEO<2> == T29 LSEO LSEO2 == T29 LSEO<2> 86
    MAKE_BASE=TRUE NO_TEST=TRUE
    
```

UNUSED MXM CONTROL SIGNALS


```

76 MXM PNL BL EN == NC MXM PNL BL EN
    MAKE_BASE=TRUE NO_TEST=TRUE
76 MXM PNL PWR EN == NC MXM PNL PWR EN
    MAKE_BASE=TRUE NO_TEST=TRUE
    
```

DDC/AUX ALIAS

```

93 84 78 DP EXTA AUXCH C P == DP EXTA DDC CLK 84
    MAKE_BASE=TRUE
93 84 78 DP EXTA AUXCH C N == DP EXTA DDC DATA 84
    MAKE_BASE=TRUE
    
```

SYNC MASTER=K60 AARON		SYNC DATE=07/18/2010	
PAGE TITLE <b>DP ALIAS AND CONTROL</b>			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	87 OF 110
		SHEET	78 OF 98

GreenCLK Implementation Notes:


VBAT: Alias as appropriate (see note below & Desktop Example)  
 +V3.3A: Alias as appropriate (see note below)  
 VDD\_25M: 3.3V matching 'highest' VDDIO power state (ENET)  
 VDDIO\_25M\_A: SB power rail for XTAL circuit.  
 VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
 VDDIO\_25M\_C: T29 power rail for XTAL circuit.

NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.

For Cougar Point Desktop: VDDIO = VCCVRM (1.8V), Vclk = 1.1V Max, Divider: 604 / 1000  
 For Cougar Point Mobile: VDDIO = VCCVRM (1.5V), Vclk = 1.1V Max, Divider: 332 / 1000  
 For Caesar-IV (BCM57765): VDDIO = XTALVDDH (3.3V), Vclk = 3.3V Max. No Divider Necessary

System RTC Power Source & 32kHz / 25MHz Clock Generator

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=K62		SYNC DATE=01/06/2011	
GREEN CLOCK			
Apple Inc.		DRAWING NUMBER	051-8115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		PAGE	88 OF 110
		SHEET	79 OF 98


Page Notes

Power aliases required by this page:  
 - =PP3V3\_T29\_P3V3T29FET (3.3V FET Input)  
 - =PP3V3\_T29\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_T29PWRCTL  
 - =PP1V05\_T29\_P1V05T29FET (1.05V FET Input)  
 - =PP1V05\_T29\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =T29\_CLKREQ\_L  
 - T29\_RESET\_L

BOM options provided by this page:  
 (NONE)


Supervisor & CLKREQ# Isolation



3.3V T29 Switch



1.05V T29 Switch



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE: T29 POWER			
DRAWING NUMBER: 051-8115		SIZE: D	
REVISION: 11.1.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 89 OF 110		SHEET: 80 OF 98	



Page Notes


Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR


INTERNAL DP INTERFACE

INTERNAL DP POWER



BACKLIGHT CONTROL SUPPORT


guarantee backlight is  
 only on when Panel has valid video



SYNC MASTER=K62		SYNC DATE=01/06/2011	
Display: Int DP Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		81 OF 98	
IV ALL RIGHTS RESERVED			

# 3V3 (DP) / 2V9 (T29) PORTA SUPPLY


# 12V T29 PORTA SUPPLY




www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K62		SYNC DATE=11/14/2010	
PAGE TITLE <b>2V9/3V3/12V POWER SWITCH</b>			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	91 OF 110
		SHEET	82 OF 98





T29 signals are P/N-swapped after AC caps to improve layout. (All 4 L's)

R9308/R9309 maintain bias on C9308/C9309 to prevent spikes when U9310 AUXDDC\_OFF transitions from high to low.

If GPU uses common pins for AUX\_CH and DDC, alias nets together at GPU.

PS8301 I2C Addresses:  
A1 A0 Addr (W/R)  
0 0 0x96/0x97  
0 1 0xB6/0xB7  
1 0 0x94/0x95  
1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

PS8301 has internal ~150k pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

AUXCH Snoop Port, used by PS8301 during training.

IC supports input high while Vcc = 0V.

Must be 3.3V DP A port power

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

=T29\_WAKE\_L:  
Desktops use PCIe WAKE#  
Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

DisplayPort/T29 A MUXing

Apple Inc.

051-8115

11.1.0

93 OF 110

84 OF 98

D

D

C

C


B

B

A


A

# DisplayPort/T29 A Connector




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11780006	2	RES,1K,5%,0201	R9494,R9495	T29
11780002	2	RES,0R,5%,0201	R9494,R9495	NO_T29
132S0165	2	CAP,330PF,10%,16V,0201	C9494,C9495	T29
152S1300	2	IND,650NH,5%,0.052OHM,0603	L9498,L9499	T29
11380022	2	RES,0R,5%,0603	L9498,L9499	NO_T29


## T29 BIAS RC



## DP BIAS CAPS



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
DisplayPort/T29 A Connector			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	85 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K62 SYNC DATE=01/06/2011

T29 Host (1 of 2)

Apple Inc.


DRAWING NUMBER: 051-8115 SIZE: D

REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 97 OF 110 SHEET: 86 OF 98

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals okay to float (TP/NC).



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE T29 Host (2 of 2)			
DRAWING NUMBER 051-8115		SIZE D	
REVISION 11.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 98 OF 110		SHEET 87 OF 98	

K60/62 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP ISL2 ISL3 ISL4 ISL5 ISL6 ISL7 BOTTOM	NO TYPE BGA BGA P1MM	MM	15 5 1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50 OHM SE	=50 OHM SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34 OHM SE	TOP BOTTOM	Y	0.21 MM	0.090 MM	=STANDARD		
34 OHM SE	*	Y	0.19 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39 OHM SE	TOP BOTTOM	Y	0.175 MM	0.090 MM	=STANDARD		
39 OHM SE	*	Y	0.159 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42 OHM SE	TOP BOTTOM	Y	0.151 MM	0.090 MM	=STANDARD		
42 OHM SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50 OHM SE	TOP BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50 OHM SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55 OHM SE	TOP BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55 OHM SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68 OHM DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
68 OHM DIFF	ISL3 ISL6	Y	0.16 MM	0.090 MM	=STANDARD	0.13 MM	0.1 MM
68 OHM DIFF	TOP BOTTOM	Y	0.165 MM	0.090 MM	=STANDARD	0.13 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85 OHM DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85 OHM DIFF	ISL3 ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85 OHM DIFF	TOP BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90 OHM DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90 OHM DIFF	ISL3 ISL6	Y	0.099 MM	0.085 MM	12 MM	0.2 MM	0.1 MM
90 OHM DIFF	TOP BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100 OHM DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100 OHM DIFF	ISL3 ISL6	Y	0.081 MM	0.081 MM	=STANDARD	0.25 MM	0.1 MM
100 OHM DIFF	TOP BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110 OHM DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110 OHM DIFF	ISL3 ISL6	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110 OHM DIFF	TOP BOTTOM	Y	0.075 MM	0.075 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1 1 DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2 1 SPACING	*	0.2 MM	?
2 5 1 SPACING	*	0.25 MM	?
3 1 SPACING	*	0.3 MM	?
3 5 1 SPACING	*	0.35 MM	?
4 1 SPACING	*	0.4 MM	?
5 1 SPACING	*	0.5 MM	?
6 1 SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND P2MM	*	0.2 MM	1000
PWR P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA P1MM	*	=DEFAULT	?
BGA P1P5MM	*	0.15 MM	?
BGA P2MM	*	0.2 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA P1MM	BGA P1MM
*	*	BGA	BGA P1MM
MEM CLK	*	BGA	BGA P1P5MM
CLK PCIE	*	BGA	BGA P1MM
CLK LPC	*	BGA	BGA P1MM
CLK PCI	*	BGA	BGA P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR CONTROL	*	*	SWITCHNODE
VR CONTROL	VR CONTROL	*	STANDARD
VR CONTROL	SWITCHNODE	*	STANDARD
VR CONTROL	GND	*	STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X DIELECTRIC	*	0.155 MM	?
2X DIELECTRIC	TOP BOTTOM	0.145 MM	?
3X DIELECTRIC	*	0.230 MM	?
3X DIELECTRIC	TOP BOTTOM	0.215 MM	?
4X DIELECTRIC	*	0.305 MM	?
4X DIELECTRIC	TOP BOTTOM	0.285 MM	?
5X DIELECTRIC	*	0.380 MM	?
5X DIELECTRIC	TOP BOTTOM	0.355 MM	?
7X DIELECTRIC	*	0.532 MM	?
7X DIELECTRIC	TOP BOTTOM	0.497 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD

BOARD STACK-UP

TOP	HALF OZ	SIGNAL
2	0.071	PREPREG
2	TWO OZ	GND
3	0.076	PREPREG
3	ONE OZ	SIGNAL
3	0.370	PREPREG
4	TWO OZ	POWER
4	0.101	CORE
5	TWO OZ	POWER
5	0.370	PREPREG
6	ONE OZ	SIGNAL
6	0.076	PREPREG
7	TWO OZ	GND
7	0.071	PREPREG
BOTTOM	HALF OZ	SIGNAL

BOARD THICKNESS = 62 MIL (1.5748 mm)

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE K60/K62 RULE DEFINITIONS			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 100 OF 110
		SHEET	88 OF 98



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM 50S	*	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE	=STANDARD	=STANDARD
MEM 42S	*	=42 OHM SE	=42 OHM SE	=42 OHM SE	=42 OHM SE	=STANDARD	=STANDARD
MEM 39S	*	=39 OHM SE	=39 OHM SE	=39 OHM SE	=39 OHM SE	=STANDARD	=STANDARD
MEM 34S	*	=34 OHM SE	=34 OHM SE	=34 OHM SE	=34 OHM SE	=STANDARD	=STANDARD
MEM 68D	*	=68 OHM DIFF	=68 OHM DIFF	=68 OHM DIFF	=68 OHM DIFF	=68 OHM DIFF	=68 OHM DIFF
MEM 42S D	*	=42 OHM SE	=42 OHM SE	=42 OHM SE	=42 OHM SE	0 1016 MM	0 1016 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM CLK2MEM	*	=4 1 SPACING	?
MEM CTRL2CTRL	*	=2 5 1 SPACING	?
MEM CTRL2MEM	*	=3 1 SPACING	?
MEM CMD2CMD	*	=2 1 SPACING	?
MEM CMD2MEM	*	=3 1 SPACING	?
MEM DQ SAMEBYTE	*	=3 1 SPACING	?
MEM DQ DIFFBYTE	*	=5 1 SPACING	?
MEM DATA2MEM	*	=4 1 SPACING	?
MEM DQS2MEM	*	=4 1 SPACING	?
MEM 2OTHER	*	=5 1 SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM CLK	MEM CLK	*	MEM CLK2MEM
MEM CLK	*	*	MEM 2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM CMD	MEM CTRL	*	MEM CMD2MEM
MEM CMD	MEM CMD	*	MEM CMD2CMD
MEM CMD	*	*	MEM 2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM CTRL	MEM CTRL	*	MEM CTRL2CTRL
MEM CTRL	*	*	MEM 2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM DQS	MEM CTRL	*	MEM DQS2MEM
MEM DQS	MEM CMD	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE0	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE1	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE2	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE3	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE4	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE5	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE6	*	MEM DQS2MEM
MEM DQS	MEM DQ BYTE7	*	MEM DQS2MEM
MEM DQS	*	*	MEM 2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM DQ BYTE5	MEM CTRL	*	MEM DATA2MEM
MEM DQ BYTE5	MEM CMD	*	MEM DATA2MEM
MEM DQ BYTE5	MEM DQ BYTE5	*	MEM DQ SAMEBYTE
MEM DQ BYTE5	MEM DQ BYTE6	*	MEM DQ DIFFBYTE
MEM DQ BYTE5	MEM DQ BYTE7	*	MEM DQ DIFFBYTE
MEM DQ BYTE5	*	*	MEM 2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM DQ BYTE6	MEM CTRL	*	MEM DATA2MEM
MEM DQ BYTE6	MEM CMD	*	MEM DATA2MEM
MEM DQ BYTE6	MEM DQ BYTE6	*	MEM DQ SAMEBYTE
MEM DQ BYTE6	MEM DQ BYTE7	*	MEM DQ DIFFBYTE
MEM DQ BYTE6	*	*	MEM 2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM DQ BYTE7	MEM CTRL	*	MEM DATA2MEM
MEM DQ BYTE7	MEM CMD	*	MEM DATA2MEM
MEM DQ BYTE7	MEM DQ BYTE7	*	MEM DQ SAMEBYTE
MEM DQ BYTE7	*	*	MEM 2OTHER

Memory Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE	VOLTAGE
MEM 68D	MEM 68D	MEM CLK	MEM A CLK P<3..0>	12 32
	MEM 68D	MEM CLK	MEM A CLK N<3..0>	12 32
MEM 39S	MEM 39S	MEM CTRL	MEM A CKE<3..0>	12 30
	MEM 39S	MEM CTRL	MEM A CS L<3..0>	12 30
	MEM 39S	MEM CTRL	MEM A ODT<3..0>	12 30
MEM 34S	MEM 34S	MEM CMD	MEM A A<15..0>	12 30
	MEM 34S	MEM CMD	MEM A BA<2..0>	12 30
	MEM 34S	MEM CMD	MEM A RAS L	12 30
	MEM 34S	MEM CMD	MEM A CAS L	12 30
MEM 42S	MEM 42S	MEM DQ	MEM A DQ<7..0>	12 32
	MEM 42S	MEM DQ	MEM A DQ<15..8>	12 32
	MEM 42S	MEM DQ	MEM A DQ<23..16>	12 32
	MEM 42S	MEM DQ	MEM A DQ<31..24>	12 32
	MEM 42S	MEM DQ	MEM A DQ<39..32>	12 32
	MEM 42S	MEM DQ	MEM A DQ<47..40>	12 32
	MEM 42S	MEM DQ	MEM A DQ<55..48>	12 32
MEM 42S D	MEM 42S D	MEM DQS	MEM A DQS P<0>	12 32
	MEM 42S D	MEM DQS	MEM A DQS N<0>	12 32
	MEM 42S D	MEM DQS	MEM A DQS P<1>	12 32
	MEM 42S D	MEM DQS	MEM A DQS N<1>	12 32
	MEM 42S D	MEM DQS	MEM A DQS P<2>	12 32
	MEM 42S D	MEM DQS	MEM A DQS N<2>	12 32
	MEM 42S D	MEM DQS	MEM A DQS P<3>	12 32
	MEM 42S D	MEM DQS	MEM A DQS N<3>	12 32
MEM 50S	MEM 50S	DM	MEM RESET L	30 31 32 97

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE	VOLTAGE
MEM 68D	MEM 68D	MEM CLK	MEM B CLK P<3..0>	12 32
	MEM 68D	MEM CLK	MEM B CLK N<3..0>	12 32
MEM 39S	MEM 39S	MEM CTRL	MEM B CKE<3..0>	12 31
	MEM 39S	MEM CTRL	MEM B CS L<3..0>	12 31
	MEM 39S	MEM CTRL	MEM B ODT<3..0>	12 31
MEM 34S	MEM 34S	MEM CMD	MEM B A<15..0>	12 31
	MEM 34S	MEM CMD	MEM B BA<2..0>	12 31
	MEM 34S	MEM CMD	MEM B RAS L	12 31
	MEM 34S	MEM CMD	MEM B CAS L	12 31
MEM 42S	MEM 42S	MEM DQ	MEM B DQ<7..0>	12 32
	MEM 42S	MEM DQ	MEM B DQ<15..8>	12 32
	MEM 42S	MEM DQ	MEM B DQ<23..16>	12 32
	MEM 42S	MEM DQ	MEM B DQ<31..24>	12 32
	MEM 42S	MEM DQ	MEM B DQ<39..32>	12 32
	MEM 42S	MEM DQ	MEM B DQ<47..40>	12 32
	MEM 42S	MEM DQ	MEM B DQ<55..48>	12 32
MEM 42S D	MEM 42S D	MEM DQS	MEM B DQS P<0>	12 32
	MEM 42S D	MEM DQS	MEM B DQS N<0>	12 32
	MEM 42S D	MEM DQS	MEM B DQS P<1>	12 32
	MEM 42S D	MEM DQS	MEM B DQS N<1>	12 32
	MEM 42S D	MEM DQS	MEM B DQS P<2>	12 32
	MEM 42S D	MEM DQS	MEM B DQS N<2>	12 32
	MEM 42S D	MEM DQS	MEM B DQS P<3>	12 32
	MEM 42S D	MEM DQS	MEM B DQS N<3>	12 32

MEMORY MISC PROPERTIES

VOLTAGE	PHYSICAL	SPACING	VOLTAGE
MEM_POWER_PHY	MEM_POWER	MEM_POWER	CPU DIMM VREF A
MEM_POWER_PHY	MEM_POWER	MEM_POWER	CPU DIMM VREF B
MEM_POWER_PHY	MEM_POWER	MEM_POWER	CPU DDR VREF
MEM_POWER_PHY	MEM_POWER	MEM_POWER	VREFMARGIN DIMMA DACOUT
MEM_POWER_PHY	MEM_POWER	MEM_POWER	VREFMARGIN DIMMA OPFB
MEM_POWER_PHY	MEM_POWER	MEM_POWER	VREFMARGIN DIMMA DQ
MEM_POWER_PHY	MEM_POWER	MEM_POWER	CPU DIMM VREF A SW
MEM_POWER_PHY	MEM_POWER	MEM_POWER	VREFMARGIN DIMMB DACOUT
MEM_POWER_PHY	MEM_POWER	MEM_POWER	VREFMARGIN DIMMB OPFB
MEM_POWER_PHY	MEM_POWER	MEM_POWER	VREFMARGIN DIMMB DQ
MEM_POWER_PHY	MEM_POWER	MEM_POWER	CPU DIMM VREF B SW

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	=3:1_SPACING	?

SYNC MASTER=K60 ROSITA SYNC DATE=01/06/2011

Apple Inc. 051-8115 11.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

101 OF 110 SHEET 89 OF 98

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE 85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF
CLK PCIE 90D	*	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X DIELECTRIC	?	PCIE	TOP BOTTOM	=4 1 SPACING	?
CLK PCIE	*	0 5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU 50S	*	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE	=STANDARD	=STANDARD
CPU RCOMP PHY	*	Y	0 254 MM	0 200 MM	3 0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU ITP	*	0 2 MM	?
CPU RCOMP	*	0 2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA 90D	*	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=6 1 SPACING	?	SATA	TOP BOTTOM	=6 1 SPACING	?

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE	VALUE	
SATA	SATA 90D	SATA	SATA SSD R2D C P	18 42	
	SATA 90D	SATA	SATA SSD R2D C N	18 42	
	SATA 90D	SATA	SATA SSD R2D P	42	
	SATA 90D	SATA	SATA SSD R2D N	42	
	SATA 90D	SATA	SATA SSD D2R P	18 42	
	SATA 90D	SATA	SATA SSD D2R N	18 42	
	SATA 90D	SATA	SATA SSD D2R C P	42	
	SATA 90D	SATA	SATA SSD D2R C N	42	
	PCIE	PCIE 85D	PCIE	PCIE USB3 1 R2D P	
		PCIE 85D	PCIE	PCIE USB3 1 R2D N	
PCIE 85D		PCIE	PCIE USB3 1 R2D C P		
PCIE 85D		PCIE	PCIE USB3 1 R2D C N		
PCIE 85D		PCIE	PCIE USB3 1 D2R P		
PCIE 85D		PCIE	PCIE USB3 1 D2R N		
PCIE 85D		PCIE	PCIE USB3 1 D2R C P		
PCIE 85D		PCIE	PCIE USB3 1 D2R C N		
PCIE 85D		PCIE	PCIE USB3 2 R2D P		
PCIE 85D		PCIE	PCIE USB3 2 R2D N		
PCIE 85D		PCIE	PCIE USB3 2 R2D C P		
PCIE 85D		PCIE	PCIE USB3 2 R2D C N		
PCIE 85D		PCIE	PCIE USB3 2 D2R P		
PCIE 85D		PCIE	PCIE USB3 2 D2R N		
PCIE 85D	PCIE	PCIE USB3 2 D2R C P			
PCIE 85D	PCIE	PCIE USB3 2 D2R C N			
CPU ITP	CPU 50S	CPU ITP	XDP_BPM L<7..0>	11 25	
	CPU 50S	CPU ITP	CPU_CFG<17..0>	10 15 25	
	CPU 50S	CPU ITP	XDP_OBSDATA B<3..0>	25	
	CPU 50S	CPU ITP	XDP_CPU_CFG<0>	25	
	CPU 50S	CPU ITP	XDP_CPU_TDO	11 25	
	CPU 50S	CPU ITP	XDP_CPU_TDI	11 25	
	CPU 50S	CPU ITP	XDP_CPU_TMS	11 25	
CPU_MISC	CPU_RCOMP_PHY	CPU_RCOMP	CPU_PEG_COMP	10	

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE	VALUE	
PCIE GRAPHICS	PCIE 85D	PCIE	PEG_R2D_C_P<15..0>	9 77	
	PCIE 85D	PCIE	PEG_R2D_C_N<15..0>	9 77	
	PCIE 85D	PCIE	PEG_D2R_P<15..0>	9 77	
	PCIE 85D	PCIE	PEG_D2R_N<15..0>	9 77	
	PCIE 85D	PCIE	MMX_PCIE_R2D_P<7..0>	75 77	
	PCIE 85D	PCIE	MMX_PCIE_R2D_N<7..0>	75 77	
	PCIE 85D	PCIE	MMX_PCIE_D2R_P<7..0>	75 77	
	PCIE 85D	PCIE	MMX_PCIE_D2R_N<7..0>	75 77	
	PCIE I/O	PCIE 85D	PCIE	PCIE_MINI_R2D_P	33
		PCIE 85D	PCIE	PCIE_MINI_R2D_N	33
		PCIE 85D	PCIE	PCIE_MINI_R2D_C_P	18 33
		PCIE 85D	PCIE	PCIE_MINI_R2D_C_N	18 33
		PCIE 85D	PCIE	PCIE_MINI_D2R_P	18 33
		PCIE 85D	PCIE	PCIE_MINI_D2R_N	18 33
PCIE 85D		PCIE	PCIE_FW_R2D_P	39	
PCIE 85D		PCIE	PCIE_FW_R2D_N	39	
PCIE 85D		PCIE	PCIE_FW_R2D_C_P	18 39	
PCIE 85D		PCIE	PCIE_FW_R2D_C_N	18 39	
DMI	CLK PCIE 90D	CLK PCIE	DMI_MIDBUS_CLK100M_N		
	CLK PCIE 90D	CLK PCIE	DMI_MIDBUS_CLK100M_P		
	CLK PCIE 90D	CLK PCIE	DMI_CLK100M_CPU_N	11 18	
	CLK PCIE 90D	CLK PCIE	DMI_CLK100M_CPU_P	11 18	
	PCIE 85D	PCIE	DMI_S2N_P<3..0>	10 19	
	PCIE 85D	PCIE	DMI_S2N_N<3..0>	10 19	
PCIE REF CLOCKS	CLK PCIE 90D	CLK PCIE	GPU_CLK100M_PCIE_P	9	
	CLK PCIE 90D	CLK PCIE	GPU_CLK100M_PCIE_N	9	
	CLK PCIE 90D	CLK PCIE	PCIE_CLK100M_MINI_P	18 33	
	CLK PCIE 90D	CLK PCIE	PCIE_CLK100M_MINI_N	18 33	
	CLK PCIE 90D	CLK PCIE	PCIE_CLK100M_FW_P	18 39	
	CLK PCIE 90D	CLK PCIE	PCIE_CLK100M_FW_N	18 39	
SATA	ENET 100D	ENET M11	PCIE_CLK100M_ENET_P	18 37	
	ENET 100D	ENET M11	PCIE_CLK100M_ENET_N	18 37	
SATA	SATA 90D	SATA	SATA_HDD_R2D_C_P	18 42	
	SATA 90D	SATA	SATA_HDD_R2D_C_N	18 42	
	SATA 90D	SATA	SATA_HDD_R2D_P	42	
	SATA 90D	SATA	SATA_HDD_R2D_N	42	
	SATA 90D	SATA	SATA_HDD_D2R_P	18 42	
	SATA 90D	SATA	SATA_HDD_D2R_N	18 42	
	SATA 90D	SATA	SATA_HDD_D2R_C_P	42	
	SATA 90D	SATA	SATA_HDD_D2R_C_N	42	
	SATA 90D	SATA	SATA_ODD_R2D_C_P	18 42	
	SATA 90D	SATA	SATA_ODD_R2D_C_N	18 42	
	SATA 90D	SATA	SATA_ODD_R2D_P	42	
	SATA 90D	SATA	SATA_ODD_R2D_N	42	
	SATA 90D	SATA	SATA_ODD_D2R_P	18 42	
	SATA 90D	SATA	SATA_ODD_D2R_N	18 42	
SATA 90D	SATA	SATA_ODD_D2R_C_P	42		
SATA 90D	SATA	SATA_ODD_D2R_C_N	42		
CLOCKS	CLK PCIE 90D	CLK PCIE	PCH_CLK100M_DMI_P	18 26	
	CLK PCIE 90D	CLK PCIE	PCH_CLK100M_DMI_N	18 26	
	CLK PCIE 90D	CLK PCIE	PCH_CLK96M_DOT_P	18 26	
	CLK PCIE 90D	CLK PCIE	PCH_CLK96M_DOT_N	18 26	
UNUSED CLOCKS	CLK PCIE 90D	CLK PCIE	PCH_CLK100M_SATA_P	18 26	
	CLK PCIE 90D	CLK PCIE	PCH_CLK100M_SATA_N	18 26	
	CLK PCIE 90D	CLK PCIE	ITEXDP_CLK100M_N	18 25	
	CLK PCIE 90D	CLK PCIE	ITEXDP_CLK100M_P	18 25	
	CLK PCIE 90D	CLK PCIE	ITPCPU_CLK100M_N	11 18	
	CLK PCIE 90D	CLK PCIE	ITPCPU_CLK100M_P	11 18	
	CLK PCIE 90D	CLK PCIE	XDP_CPU_CLK100M_P	25	
	CLK PCIE 90D	CLK PCIE	XDP_CPU_CLK100M_N	25	
	CLK PCIE 90D	CLK PCIE	TP_CLK133M_PCH_N	26	
	CLK PCIE 90D	CLK PCIE	TP_CLK133M_PCH_P	26	
UNUSED PCIE	PCIE 85D	PCIE	MMX_PCIE_R2D_P<8..15>	75 77	
	PCIE 85D	PCIE	MMX_PCIE_R2D_N<8..15>	75 77	
	PCIE 85D	PCIE	MMX_PCIE_D2R_P<8..15>	75 77	
	PCIE 85D	PCIE	MMX_PCIE_D2R_N<8..15>	75 77	

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
PCIE/DMI/FDI/SATA CONSTRAINTS			
DRAWING NUMBER	051-8115	SIZE	D
REVISION	11.1.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	102	OF	110
SHEET	90	OF	98

PCH CONSTRAINTS

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH 55S and CLK PCH 55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK PCH, COMP PCH, and ITP PCH.

PCI Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI 55S and CLK PCI 55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCI and CLK PCI.

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC 55S and CLK LPC 55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK LPC.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB 55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA 55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI 55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XTAL Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK XTAL.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes XTAL.

Table with 4 columns: PHYSICAL, NET TYPE, SPACING, and a list of nets including T29 CLKREQ L, FW MINI CLKREQ L, BLC GPIO, etc.

Table with 4 columns: PHYSICAL, NET TYPE, SPACING, and a list of nets including ENET RESET LOGIC L, ENET RESET FET L, ENET CLKREQ FET L, etc.

Table with 4 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, NET TYPE, SPACING, and a list of nets including PCI REQ0 L, PCH CLK33M PCIOUT, LPC AD<3..0>, etc.

Table with 4 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, NET TYPE, SPACING, and a list of nets including SPI CLK R, SPI MISO, SPI CS0 R L, etc.

IBEX PEAK CONSTRAINTS header with Apple logo, drawing number 051-8115, revision 11.1.0, and a notice of proprietary property.

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET 50S	*	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET MII	*	0 3 MM	?
ENET SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET 100D	*	100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET DIFF	*	0 6 MM	?
ENET DIFF2DIFF	*	=3 1 SPACING	?
ENET 2OTHER	*	=50MIL SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
50MIL SPACING	*	1 27 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET DIFF	ENET DIFF	*	ENET DIFF2DIFF
ENET DIFF T	*	*	ENET 2OTHER

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD 50S	*	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD	*	=3 1 SPACING	?

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW 110D	*	110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW TP	*	=3 1 SPACING	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB 90D	*	90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=3 1 SPACING	?	USB	TOP BOTTOM	=4x DIELECTRIC	?

ELECTRICAL CONSTRAINT SET	PHYSICAL	NET TYPE	SPACING
ENET 50S	ENET SE	ENET RDAC	37
CLK_RCH_55S	XTAL	ENET_CLK25M_XTALI	36 37
CLK_RCH_55S	XTAL	ENET_CLK25M_XTALO	36 37
CLK_RCH_55S	XTAL	ENET_CLK25M_XTALO_R	36
ENET 100D	ENET DIFF	ENETCONN MDI P<3..0>	37 38
ENET 100D	ENET DIFF	ENETCONN MDI N<3..0>	37 38
ENET 100D	ENET DIFF T	ENETCONN MDI T P<3..0>	38
ENET 100D	ENET DIFF T	ENETCONN MDI T N<3..0>	38
PCIE 85D	ENET MII	PCIE ENET R2D P	37
PCIE 85D	ENET MII	PCIE ENET R2D N	37
PCIE 85D	ENET MII	PCIE ENET D2R P	18 37
PCIE 85D	ENET MII	PCIE ENET D2R N	18 37
PCIE 85D	ENET MII	PCIE ENET R2D C P	18 37
PCIE 85D	ENET MII	PCIE ENET R2D C N	18 37
PCIE 85D	ENET MII	PCIE ENET D2R C P	37
PCIE 85D	ENET MII	PCIE ENET D2R C N	37
SD 50S	SD	ENET_SD_CMD	37
SD 50S	SD	SDCONN_CMD	37 45
SD 50S	SD	SDCONN_CLK	37 45
SD 50S	SD	ENET_SD_CLK	37
SD 50S	SD	SDCONN_DATA<7..0>	37 45
SD 50S	SD	ENET_CR_DATA<7..0>	37
SD 50S	EM	ENET_MEDIA_SENSE	15 18 37
SD 50S	SD	ENET_MEDIA_SENSE_R	
SD 50S	SD	ENET_SD_DETECT_L	37
SD 50S	EM	SDCONN_DETECT_BUF_L	97

ELECTRICAL CONSTRAINT SET	PHYSICAL	NET TYPE	SPACING
USB 90D	USB	USB_EXTIA_P	34 43
USB 90D	USB	USB_EXTIA_N	34 43
USB 90D	USB	USB_PORT0_P	43
USB 90D	USB	USB_PORT0_N	43
USB 90D	USB	USB_EXTR_P	35 43
USB 90D	USB	USB_EXTR_N	35 43
USB 90D	USB	USB_PORT1_P	43
USB 90D	USB	USB_PORT1_N	43
USB 90D	USB	USB_EXTC_P	34 43
USB 90D	USB	USB_EXTC_N	34 43
USB 90D	USB	USB_PORT2_P	43
USB 90D	USB	USB_PORT2_N	43
USB 90D	USB	USB_EXTD_P	35 43
USB 90D	USB	USB_EXTD_N	35 43
USB 90D	USB	USB_D_MIXED_P	43
USB 90D	USB	USB_D_MIXED_N	43
USB 90D	USB	USB_PORT3_P	43
USB 90D	USB	USB_PORT3_N	43
USB 90D	USB	USB_CAMERA_P	20 44
USB 90D	USB	USB_CAMERA_N	20 44
USB 90D	USB	USB_CAMERA_L_P	44 98
USB 90D	USB	USB_CAMERA_L_N	44 98
USB 90D	USB	USB_BT_P	35 44
USB 90D	USB	USB_BT_N	35 44
USB 90D	USB	USB_BT_L_P	44 98
USB 90D	USB	USB_BT_L_N	44 98
USB 90D	USB	USB_IR_P	34 44
USB 90D	USB	USB_IR_N	34 44
USB 90D	USB	USB_IR_L_P	44 98
USB 90D	USB	USB_IR_L_N	44 98
USB 90D	USB	USB_SDCARD_P	34 44
USB 90D	USB	USB_SDCARD_N	34 44
USB 90D	USB	USB_SDCARD_L_P	44
USB 90D	USB	USB_SDCARD_L_N	44
USB 90D	USB	USB_HUB1_UP_P	20 34
USB 90D	USB	USB_HUB1_UP_N	20 34
USB 90D	USB	USB_HUB2_UP_P	20 35
USB 90D	USB	USB_HUB2_UP_N	20 35
USB 90D	USB	USB_HUB2_UNUSED_P	35
USB 90D	USB	USB_HUB2_UNUSED_N	35

FireWire Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	NET TYPE	SPACING
FW 110D	FW TP	FW_CLK24P576M_XO	39
FW 110D	FW TP	FW_CLK24P576M_XO_R	39
FW 110D	FW TP	FW_CLK24P576M_XI	39
FW 110D	FW TP	FW_PORT0_TPA_P	40 41
FW 110D	FW TP	FW_PORT0_TPA_N	40 41
FW 110D	FW TP	FW_PORT0_TPB_P	40 41
FW 110D	FW TP	FW_PORT0_TPB_N	40 41
FW 110D	FW TP	FW_P1_TPA_P	39 40
FW 110D	FW TP	FW_P1_TPA_N	39 40
FW 110D	FW TP	FW_P2_TPA_P	39 40
FW 110D	FW TP	FW_P2_TPA_N	39 40
FW 110D	FW TP	FW_P1_TPB_P	39 40
FW 110D	FW TP	FW_P1_TPB_N	39 40
FW 110D	FW TP	FW_P2_TPB_P	39 40
FW 110D	FW TP	FW_P2_TPB_N	39 40

SYNC MASTER=K62 SYNC DATE=01/06/2011

USB/ENET/SD/FW/AUD CONSTRAINTS

Apple Inc.

DRAWING NUMBER: 051-8115 SIZE: D

REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 104 OF 110 SHEET: 92 OF 98

GRAPHICS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP 85D	*	=5 OHM DIFF	=85 OHM DIFF	0 08MM	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3 1 SPACING	?

USE 5X\_DIELECTRIC IN K62

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL CONSTRAINT SET  
 ASSIGNED IN CONT. MGR. NET TYPE

	PHYSICAL	SPACING	
DP 85D	DISPLAYPORT	DP INTCONN ML C P<3..0>	83
DP 85D	DISPLAYPORT	DP INTCONN ML C N<3..0>	83
DP 85D	DISPLAYPORT	DP INTCONN AUXCH C P	83
DP 85D	DISPLAYPORT	DP INTCONN AUXCH C N	83
DP 85D	DISPLAYPORT	DP INTPNL ML P<3..0>	81 83
DP 85D	DISPLAYPORT	DP INTPNL ML N<3..0>	81 83
DP 85D	DISPLAYPORT	DP INTPNL AUX P	81 83
DP 85D	DISPLAYPORT	DP INTPNL AUX N	81 83
DP 85D	DISPLAYPORT	DP EXTA ML P<3..0>	84
DP 85D	DISPLAYPORT	DP EXTA ML N<3..0>	84
DP 85D	DISPLAYPORT	DP EXTA AUXCH P	84
DP 85D	DISPLAYPORT	DP EXTA AUXCH N	84
DP 85D	DISPLAYPORT	DP EXTA ML C P<3..0>	78 84
DP 85D	DISPLAYPORT	DP EXTA ML C N<3..0>	78 84
DP 85D	DISPLAYPORT	DP EXTA AUXCH C P	78 84
DP 85D	DISPLAYPORT	DP EXTA AUXCH C N	78 84
DP 85D	DISPLAYPORT	DP EXTB ML P<3..0>	83
DP 85D	DISPLAYPORT	DP EXTB ML N<3..0>	83
DP 85D	DISPLAYPORT	DP EXTB AUXCH P	83
DP 85D	DISPLAYPORT	DP EXTB AUXCH N	83
DP 85D	DISPLAYPORT	DP EXTB ML C P<3..0>	83
DP 85D	DISPLAYPORT	DP EXTB ML C N<3..0>	83
DP 85D	DISPLAYPORT	DP EXTB AUXCH C P	83
DP 85D	DISPLAYPORT	DP EXTB AUXCH C N	83
DP 85D	DISPLAYPORT	MXM DP B ML P<3..0>	75 78
DP 85D	DISPLAYPORT	MXM DP B ML N<3..0>	75 78
DP 85D	DISPLAYPORT	MXM DP B AUX P	75 78
DP 85D	DISPLAYPORT	MXM DP B AUX N	75 78
DP 85D	DISPLAYPORT	MXM DP C ML P<3..0>	75 83
DP 85D	DISPLAYPORT	MXM DP C ML N<3..0>	75 83
DP 85D	DISPLAYPORT	MXM DP C AUX P	75 83
DP 85D	DISPLAYPORT	MXM DP C AUX N	75 83
DP 85D	DISPLAYPORT	MXM DP C AUX R P	83
DP 85D	DISPLAYPORT	MXM DP C AUX R N	83
DP 85D	DISPLAYPORT	MXM DP D ML P<3..0>	75 78
DP 85D	DISPLAYPORT	MXM DP D ML N<3..0>	75 78
DP 85D	DISPLAYPORT	MXM DP D AUX P	75 78
DP 85D	DISPLAYPORT	MXM DP D AUX N	75 78

UNUSED VIDEO NET PHYSICAL CONSTRAINTS

DP 85D	DISPLAYPORT	MXM LVDS A CLK P	76 78
DP 85D	DISPLAYPORT	MXM LVDS A CLK N	76 78
DP 85D	DISPLAYPORT	MXM LVDS B CLK P	76 78
DP 85D	DISPLAYPORT	MXM LVDS B CLK N	76 78
DP 85D	DISPLAYPORT	MXM LVDS A DATA P<3..0>	76 78
DP 85D	DISPLAYPORT	MXM LVDS A DATA N<3..0>	76 78
DP 85D	DISPLAYPORT	MXM LVDS B DATA P<3..0>	76 78
DP 85D	DISPLAYPORT	MXM LVDS B DATA N<3..0>	76 78



D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE GRAPHICS CONSTRAINTS			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		93 OF 98	
IV ALL RIGHTS RESERVED			

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB 555	*	=55 OHM SE	=55 OHM SE	=55 OHM SE	=55 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X DIELECTRIC	?

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
[Symbol]	SMB 555	SMB	SMBUS SMC A S3_SCL	49
[Symbol]	SMB 555	SMB	SMBUS SMC A S3_SDA	49
[Symbol]	SMB 555	SMB	SMBUS SMC B S0_SCL	49
[Symbol]	SMB 555	SMB	SMBUS SMC B S0_SDA	49
[Symbol]	SMB 555	SMB	SMBUS SMC 0 S0_SCL	49
[Symbol]	SMB 555	SMB	SMBUS SMC 0 S0_SDA	49
[Symbol]	SMB 555	SMB	SMBUS SMC BSA_SCL	49
[Symbol]	SMB 555	SMB	SMBUS SMC BSA_SDA	49
[Symbol]	SMB 555	SMB	SMBUS SMC MGMT_SCL	49 94
[Symbol]	SMB 555	SMB	SMBUS SMC MGMT_SDA	49 94
[Symbol]	SMB 555	SMB	SMBUS SMC MGMT_SCL	49 94
[Symbol]	SMB 555	SMB	SMBUS SMC MGMT_SDA	49 94
[Symbol]	SMB 555	SMB	SMBUS_PCH_CLK	18 49
[Symbol]	SMB 555	SMB	SMBUS_PCH_DATA	18 49
[Symbol]	SMB 555	SMB	SML_PCH 0_CLK	18 49
[Symbol]	SMB 555	SMB	SML_PCH 0_DATA	18 49
[Symbol]	SMB 555	SMB	SML_PCH 1_CLK	18 49
[Symbol]	SMB 555	SMB	SML_PCH 1_DATA	18 49
[Symbol]	CLK XTAL	XTAL	SMC_EXTAL	46 47
[Symbol]	CLK XTAL	XTAL	SMC_XTAL	46 47
[Symbol]	SMB 555	SMB	I2C_VREFMRGN_DIMMA_SCL	28
[Symbol]	SMB 555	SMB	I2C_VREFMRGN_DIMMA_SDA	28
[Symbol]	SMB 555	SMB	I2C_VREFMRGN_DIMMB_SCL	28
[Symbol]	SMB 555	SMB	I2C_VREFMRGN_DIMMB_SDA	28
[Symbol]	SMB 555	SMB	SMB_BLC_TCON_SCL	4 49 81
[Symbol]	SMB 555	SMB	SMB_BLC_TCON_SDA	4 49 81
[Symbol]	SMB 555	SMB	I2C_TCON_SCL	81
[Symbol]	SMB 555	SMB	I2C_TCON_SDA	81
[Symbol]	SMB 555	SMB	SMB_BLC_PCH_SCL_R	6
[Symbol]	SMB 555	SMB	SMB_BLC_PCH_SDA_R	6

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
[Symbol]	THERM DIFF	THERMAL	SNS I MXM P	50
[Symbol]	THERM DIFF	THERMAL	SNS I MXM N	50
[Symbol]	THERM DIFF	THERMAL	SNS_DIMM_1V5_P	50
[Symbol]	THERM DIFF	THERMAL	SNS_DIMM_1V5_N	50
[Symbol]	SNS DIFF	THERMAL	VR_ISNS_VCORE_P	50 95
[Symbol]	SNS DIFF	THERMAL	VR_ISNS_VCORE_N	50 95
[Symbol]	SNS DIFF	THERMAL	VR_ISNS_VAXG_P	50 95
[Symbol]	SNS DIFF	THERMAL	VR_ISNS_VAXG_N	50 95
[Symbol]	SNS DIFF	THERMAL	VR_ISNS_1V05_P	95
[Symbol]	SNS DIFF	THERMAL	VR_ISNS_1V05_N	95
[Symbol]	THERM DIFF	THERMAL	SNS_CPU_1V5_P	50
[Symbol]	THERM DIFF	THERMAL	SNS_CPU_1V5_N	50
[Symbol]	THERM DIFF	THERMAL	SNS_VCCSA_P	50
[Symbol]	THERM DIFF	THERMAL	SNS_VCCSA_N	50
[Symbol]	THERM DIFF	THERMAL	SNS_1V05_PCH_P	50
[Symbol]	THERM DIFF	THERMAL	SNS_1V05_PCH_N	50
[Symbol]	THERMAL		GND_SMC_AVSS	46 47 50 94
[Symbol]	THERMAL		SMC_CPU_1V5_ISENSE	46 50
[Symbol]	THERMAL		SMC_CPU_1V5_ISENSE_R	50
[Symbol]	THERMAL		SMC_CPU_1V5_VSENSE	46 50
[Symbol]	THERMAL		GND_SMC_AVSS	46 47 50 94
[Symbol]	THERMAL		SMC_DIMM_ISENSE	46 50
[Symbol]	THERMAL		SMC_DIMM_1V5_R	50
[Symbol]	THERMAL		SMC_DIMM_VSENSE	46 50
[Symbol]	THERMAL		GND_SMC_AVSS	46 47 50 94
[Symbol]	THERMAL		SMC_VCCSA_ISENSE	46 50
[Symbol]	THERMAL		SMC_VCCSA_ISENSE_R	50
[Symbol]	THERMAL		SMC_VCCSA_VSENSE	46 50
[Symbol]	THERMAL		GND_SMC_AVSS	46 47 50 94
[Symbol]	THERMAL		SMC_PCH_1V05_ISENSE	46 50
[Symbol]	THERMAL		SMC_VAXG_VSENSE	46 50
[Symbol]	THERMAL		SMC_PCH_1V05_VSENSE	46 50
[Symbol]	THERMAL		GND_SMC_AVSS	46 47 50 94
[Symbol]	THERMAL		SMC_1V05_ISENSE	46 50
[Symbol]	THERMAL		SMC_VAXG_ISENSE	46 50
[Symbol]	THERMAL		SMC_1V05_VSENSE	46 50
[Symbol]	THERMAL		SMC_GPU_ISENSE	46 50
[Symbol]	THERMAL		SMC_GPU_VSENSE	46 50
[Symbol]	THERMAL		SMC_VCORE_ISENSE	46 50
[Symbol]	THERMAL		SMC_VCORE_VSENSE	46 50
[Symbol]	THERMAL		SMC_CPU_VSENSE	

SMC THERMAL NET PROPERTIES

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
[Symbol]	THERM DIFF	THERMAL	SNS T1 1 P	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 1 N	52
[Symbol]	THERM DIFF	THERMAL	SNS T2 DP2	52
[Symbol]	THERM DIFF	THERMAL	SNS T2 DN2	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 2 P	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 2 N	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 3 P	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 3 N	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 4 P	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 4 N	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 5 P	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 5 N	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 6 P	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 6 N	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 7 P	52
[Symbol]	THERM DIFF	THERMAL	SNS T1 7 N	52
[Symbol]	THERM DIFF	THERMAL	SNS_CPU_THERMD_P	10 52
[Symbol]	THERM DIFF	THERMAL	SNS_CPU_THERMD_N	10 52
[Symbol]	THERM DIFF	THERMAL	SNS_LCD_H_P	52
[Symbol]	THERM DIFF	THERMAL	SNS_LCD_H_N	52
[Symbol]	THERM DIFF	THERMAL	SNS_ODD_P	52 98
[Symbol]	THERM DIFF	THERMAL	SNS_ODD_N	52 98
[Symbol]	THERM DIFF	THERMAL	SNS_CPU_H_P	52
[Symbol]	THERM DIFF	THERMAL	SNS_CPU_H_N	52
[Symbol]	THERM DIFF	THERMAL	SNS_SKIN_RIGHT_P	52 98
[Symbol]	THERM DIFF	THERMAL	SNS_SKIN_RIGHT_N	52 98
[Symbol]	THERM DIFF	THERMAL	SNS_SKIN_LEFT_P	44 52 98
[Symbol]	THERM DIFF	THERMAL	SNS_SKIN_LEFT_N	44 52 98
[Symbol]	THERM DIFF	THERMAL	SNS_AMB_P	52 54 98
[Symbol]	THERM DIFF	THERMAL	SNS_AMB_N	52 54 98
[Symbol]	THERM DIFF	THERMAL	SNS_MXM_P	52
[Symbol]	THERM DIFF	THERMAL	SNS_MXM_N	52
[Symbol]	THERMAL		HDD_OOB_TEMP_FILT	42 51 98
[Symbol]	THERMAL		HDD_OOB_TEMP_FB	42
[Symbol]	THERMAL		HDD_OOB_TEMP_R	51
[Symbol]	THERMAL		SMC_HDD_OOB_TEMP	46 51

SYNC MASTER=K62 SYNC DATE=01/06/2011

SMC Constraints

Apple Inc.

DRAWING NUMBER: 051-8115 SIZE: D

REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 106 OF 110 SHEET: 94 OF 98

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include SWITCHNODE, POWER, GND, and \*.

POWER NET PROPERTIES

Table with 4 columns: NET TYPE, PHYSICAL, SPACING, VOLTAGE. Lists various power nets like PP12V S0 MXM, PP3V3R12V SW DPAPWR, etc.

POWER NET PROPERTIES

Table with 4 columns: NET TYPE, PHYSICAL, SPACING, VOLTAGE. Lists various power nets like PP12V S0 MXM, PP3V3R12V SW DPAPWR, etc.

SENSING NET PROPERTIES

Table with 4 columns: NET TYPE, PHYSICAL, SPACING. Lists sensing nets like VR CPU ISNS1 P, VR CPU ISNS2 P, etc.

VR CTRL NET PROPERTIES

Table with 4 columns: NET TYPE, PHYSICAL, SPACING. Lists VR control nets like VR CPU PH1 SNUB, VR CPU PH2 SNUB, etc.

VR CTRL NET PROPERTIES

Table with 4 columns: NET TYPE, PHYSICAL, SPACING. Lists VR control nets like DDR REG CS, DDR REG FB, etc.

VR VID NET PROPERTIES

Table with 4 columns: NET TYPE, PHYSICAL, SPACING. Lists VR vid nets like CPU VIDCLK R, CPU VIDALERT L, etc.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: VR\_CTL, \*, 0.35MM, ?

POWER CONSTRAINTS title block with Apple logo, revision 11.1.0, and drawing number 051-8115.

T29 ELECTRICAL ROUTES

Table with columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: T29 90D, \*

Table with columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: T29, \*

T29 PCI-EXPRESS (SAME RULE AS PCIE)

T29 SPI INTERFACE CONSTRAINTS

Table with columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: T29 SPI 55S, \*

Table with columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: T29 SPI, \*

T29 XTAL CONSTRAINTS

Table with columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: T29 XTAL 100D, \*

Table with columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: T29 XTAL, \*

T29 SMBUS INTERFACE CONSTRAINTS

Table with columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: T29 SMB 55S, \*

Table with columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: T29 SMB, \*

GREEN CLOCK CONSTRAINTS

Table with columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: CLK 25M 55S, \*

Table with columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: CLK 25M, \*

T29 BIAS CONSTRAINTS

Table with columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: T29 55S, \*

Table with columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: T29 COMP, \*

T29 NET PROPERTIES

Large table with columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, SPACING, NET TYPE. Contains constraints for T29 R2D, T29DPB, DP A EXT AUXCH, DP B EXT AUXCH, T29DPA, T29DPB, T29DPA ML, T29DPB ML, PCIE, DP, T29SRC, T29SNK0, T29SNK1, DRVA, SDRVB, RSVD, etc.

T29 NET PROPERTIES

Table with columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, SPACING, NET TYPE. Contains constraints for JTAG, SYSClk, I2C, ENET, X2, X1, RBIAS, A BIAS, DP A BIAS, etc.

Metadata block including SYNC MASTER=K62, SYNC DATE=01/06/2011, T29 CONSTRAINTS, Apple Inc., Drawing Number 051-8115, Revision 11.1.0, Page 108 OF 110, Sheet 96 OF 98. Includes a notice of proprietary property and confidentiality agreement.



PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2 1 SPACING
PM VTT	PM VTT	*	2 1 SPACING
PM VTT	*	*	3 1 SPACING
PM VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET TYPE			
PHYSICAL	SPACING		
PM		4V5_REG_EN	56
PM		3V42G3H_SHDN_L	72
PM		ALL_SYS_PWRGD_R	5 32 64
PM		ALL_SYS_PWRGD_SMC	46 64
PM		AP_PWR_EN	20 25 33
PM		AP_MINI_RESET_L	33
PM		AUD_I2C_INT_L	20 62
PM		AUD_IP_PERIPHERAL_DET	20 61
PM		AUD_IPHS_SWITCH_EN	21 62
PM		AUD_SPDIF_IN	60 83 91
PM		AUD_SPDIF_IN_CODEC	56 83
PM		BDV_BKL_PWM	46 83 97
PM		BL_PWM	6 83
PM		BL_EN	6 83
PM		BDV_BKL_PWM	46 83 97
PM		CK505_27MHZ_EN	26
PM		CPUVTT_REG_EN	63
PM VTT		CPUVTT_REG_PGOOD_R	63
PM		CPU_MEM_RESET_L	11 32
PM		CPU_PECI_R	46
PM VTT		CPU_PWRGD	11 21 25
PM		CPU_RESET_L	11 27
PM		CPU_SKTOCC_L	11 63
PM		CPU_CATERR_L	11
PM		CPU_PECI	11 21 46
PM		CPU_PROCHOT_L	11 47 65
PM		CPU_THRMTRIP_L	11 47
PM		CPU_PROC_SEL	11 19
PM		DEBUG_RESET_L	27 48
PM		DDRVTT_EN	81 83
PM		DP_INT_SPDIF_AUDIO	81 83
PM		DP_INTENL_HPD	81 83
PM		3V3R2V9_DPAEWR_ADJ	82 96
PM		DP_A_PWRDN	82
PM		DP_A_PWRDN_FET_R	82
PM		DP_A_PWRDN_INV	82
PM		DPAPWRSG_HVEN_L_R	82
PM		DPAPWRSG_CT	82
PM		DPAPWRSG_ILIM	82
PM		DPAPWRSG_ILIT	82
PM		T29_A_HV_EN	82 84
PM		3V3R2V9_DPBWR_ADJ	82 84
PM		DP_B_PWRDN	82
PM		DP_B_PWRDN_FET_R	82
PM		DP_B_PWRDN_INV	82
PM		DPBWRSG_HVEN_L_R	82
PM		DPBWRSG_CT	82
PM		DPBWRSG_ILIM	82
PM		DPBWRSG_ILIT	82
PM		T29_B_HV_EN	18 80 97
PM		T29_PWR_EN	18 80 97
PM		T29_RESET_RTR_L	80 86
PM		LCD_BLK_ON_DLY	83
PM		LCD_BLK_PWM	83
PM		MXM_PNL_BL_PWM	76 83

NET TYPE			
PHYSICAL	SPACING		
PM		ENET_PWR_EN	20 25 36
PM		ENET_LOW_PMR	19 21 37
PM		FW_RESET_L	27 39
PM		ENET_RESET_L	27 36
PM		FW_PME_L	15 21 39
PM		FW_PWR_EN	15 21
PM		FW_CLKREQ_L	15 39
PM		ISOLATE_CPU_MEM_L	21 25 32
PM		LPC_PWRDN_L	19 46 48
PM		MEM_RESET_L	30 31 32 89
PM		MINI_CLKREQ_L	15 33
PM		MINI_RESET_L	27 33
PM		MXM_CLKREQ_L	9 75
PM		MXM_GOOD	5 21 25
PM		ODD_PWR_EN_L	15 21 42
PM		RTC_RESET_L	18 27 97
PM		RSRST_PWRGD	46 64
PM		RTC_RESET_L	18 27 97
PM		S4_ENABLES	63
PM		SDCONN_STATE_RST_L	92
PM		SDCONN_DETECT_BUF_L	92
PM		SDCONN_STATE_CHANGE	20 26 48
PM		SDCARD_RESET	15 21 44 98
PM		SDCARD_RESET_L	44
PM		SDCARD_PLT_RST_L	27 44
PM		SDCARD_PLT_RST_L_R	27 44
PM		SMC_PM_G2_EN	46 74
PM		SMC_PM_G2_EN_R	74
PM		SMC_PM_G2_EN_L	74
PM		S5_DG_1	74
PM		S5_MSFT_G1	74
PM		USE_HDD_OOB_L	20 51
PM		HDD_OOB_1V00_REF	51
PM		SMC_ADAPTER_EN	19 46 47
PM		SMC_RUNTIME_SCI_L	21 46 47
PM		SMC_WAKE_SCI_L	15 18 21 46
PM		SMC_DELAYED_PWRGD	47 64
PM		SMC_LRESET_L	27 46
PM		SMC_RESET_L	46 47 48
PM		SMC_PROCHOT	46 47
PM		SMC_PROCHOT_3_3_L	46 47
PM		SMC_ONOFF_L	46 47
PM		SMC_MANUAL_RST_L	47
PM		SPI_DESCRIPTOR_OVERRIDE_L	18 46
PM		T29_PWR_EN	18 80 97
PM		T29_RESET_L	27 80
PM		T29_DP_PORTA_PWR_EN	20 25 82 91
PM		T29_DP_PORTA_PWR_EN_REG	82
PM VTT		XDP_CPUPWRGD	11 25
PM VTT		XDP_DBRESET_L	11 25
PM VTT		XDP_PWRGD	11 25
PM		XDPPCH_PLTRST_L	25 27
PM		USB_HUB_SOFT_RESET_L	20 25 34
PM		VSUNC_DP_CONN	6 81
PM		VSUNC_DP	61
PM		VIDEO_ON	61
PM		VTT_REG_PGOOD_L	63

NET TYPE			
PHYSICAL	SPACING		
PM		PLT_RESET_L	20 27
PM VTT		PLT_RESET_LS1V05_L	11
PM		PM_BATLOW_L	15 19 46
PM		PM_CLK32K_SUSCLK	9 46 91
PM		PM_CLK32K_SUSCLK_R	9 19 91
PM		PM_CLKRUN_L	15 19 46 48
PM		PM_PWRBTN_L	19 25 46
PM		PM_RSMRST_L	27 46
PM		PM_RSMRST_PCH_L	19 27
PM		PCH_SRTCST_L	18
PM		PCH_INTVRMEN_L	18
PM		PCH_DSWVRMEN	19
PM		PCH_DF_TVS	19
PM		PCH_PROCPWRGD	21
PM		PCIE_WAKE_L	19 33 36 78
PM		PM_DSW_PWRGD	19
PM		PM_ASW_PWRGD	19 64
PM		PM_MEM_PWRGD_R	11
PM		PM_EN_DDR1V5_S3_REG	63 71
PM		PM_EN_DDRVTT_S0_REG	32 63 71
PM		PM_EN_P12V_S0_FET	6 63
PM		PM_EN_P1V05_S0_REG	63 68
PM		PM_EN_P1V05_S3_REG	63 73
PM		PM_EN_P1V5_S0_FET	63 73
PM		PM_EN_P1V8_S0_REG	63 71
PM		PM_EN_P3V3_S0_FET	63 73
PM		PM_EN_P3V3_S3_FET	63 73
PM		PM_EN_P3V3_S5_REG	70
PM		PM_EN_P5V_S0_FET	63 73
PM		PM_EN_P5V_S3_REG	63 70
PM		PM_EN_PVCCSA_S0_REG_L	64
PM		PM_EN_VCCSA_S0_CPU	63 65
PM		PM_EN_PVCCORE_CPU	63 65
PM VTT		PM_MEM_PWRGD	11 19 97
PM		PM_MXM_EN	64 76
PM		PM_PCH_PWRGD_R	64
PM		PM_PECI_PWRGD	46 64
PM		PM_PECI_PWRGD_R	46
PM		PM_PGOOD_DDR1V5_S3_REG	5 63 71
PM		PM_PGOOD_P1V05_S0_REG	63 64 68
PM		PM_PGOOD_P1V5_S0_FET	11 64 73
PM		PM_PGOOD_P1V8_S0_REG	64 71
PM		PM_PGOOD_P3V3_S0_FET	63 64 73
PM		PM_PGOOD_P3V3_S3_FET	34 73
PM		PM_PGOOD_P3V3_S5_REG	27 64 70
PM		PM_PGOOD_P5V_S0_FET	63 64 73
PM		PM_PGOOD_MINI	33
PM		PM_PGOOD_PVCCORE_CPU	5 25 64 65
PM		PM_PGOOD_PVCCSA_S0_REG	63 64
PM		PM_PGOOD_P5V_S3_REG	63 70 82
PM		PM_PGOOD_PVAXG	5 65
PM VTT		PM_MEM_PWRGD	11 19 97
PM		PM_MEM_PWRGD_L	11
PM		PM_MXM_PGOOD	64 76
PM		PM_PCH_PWRGD	19 21 64
PM		PM_SLP_S3_5V	32
PM		PM_SLP_S3_5V_L	32
PM		PM_SLP_S3_5V_R2	32
PM		PM_SLP_S3_L	5 19 26 32 36 46 47 63 82
PM		PM_SLP_S4_L	5 19 32 46 47 63 97
PM		PM_SLP_S5_L	5 19 46 47 63
PM VTT		PM_SYNC	11 19
PM		PM_SYSRST_L	19 25 27 46
PM		PM_SYS_PWRGD	19 32 64
PM VTT		PM_THRMTRIP_L	21 47
PM		PM_SLP_S3_BUF_L	63
PM		PM_SLP_S4_1_L_R	63
PM		PM_SLP_S4_D_L	32
PM		PM_SLP_S4_L	5 19 32 46 47 63 97
PM		PGOOD_P1V5_S0_DLY	11
PM		PGOOD_1V8_S0_G1	64
PM		PGOOD_1V8_S0_G2	64
PM		PGOOD_P12V_S0	63 64
PM		PGOOD_P1V8_S0	64
PM		PGOOD_PCH_S0	5 64
PM		PGOOD_PCH_S0_R	64 91
PM		PGOOD_SYSPWRK	64
PM		PGOOD_SYSPWRK_R	64
PM		POWER_BUTTON_L	47
PM		PEG_RESET_L	9 27
PM		PGOOD_CPU_S0	64
PM		PGOOD_CPU_UNCORE	64 91
PM		PGOOD_5V_1V05_3V3	64 91
PM		PGOOD_3V3_1V05	64 91
PM		PGOOD_12V_S0_G1	64
PM		PGOOD_12V_S0_G2	64
PM		9V_COMP_REF	64
PM		12V_COMP_REF	64
PM		ALL_SYS_PWRGD	64 91

SYNC MASTER=K62 SYNC DATE=01/06/2011

PM RESETS ENABLES PGOOD CONST

Apple Inc.

DRAWING NUMBER: 051-8115 SIZE: D

REVISION: 11.1.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 109 OF 110  
SHEET: 97 OF 98

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

95 4 **EN** PP5V\_S3 MIN ALLOWED TPS=1 **FUNC TEST TRUP**  
 92 44 **EN** USB\_CAMERA\_L\_P **FUNC TEST TRUP**  
 92 44 **EN** USB\_CAMERA\_L\_N **FUNC TEST TRUP**  
 92 44 **EN** USB\_BT\_L\_P **FUNC TEST TRUP**  
 92 44 **EN** USB\_BT\_L\_N **FUNC TEST TRUP**

1 PP5V\_S3\_REG Testpoint near J4700  
 1 PP3V3\_S3 TESTPOINT NEAR J4700  
 6 GROUND TESTPOINTS NEAR J4700

J4750 USB CARD READER

97 44 21 15 **EN** SD\_CARD\_RESET **FUNC TEST TRUP**  
 1 PP3V3\_S3 Testpoint near J4750  
 2 Ground Testpoints near J4750

J4780 IR BOARD

92 44 **EN** USB\_IR\_L\_P **FUNC TEST TRUP**  
 92 44 **EN** USB\_IR\_L\_N **FUNC TEST TRUP**  
 92 44 **EN** PP5V\_S3\_IR\_FLT **FUNC TEST TRUP**  
 1 GROUND TESTPOINT NEAR J4780

J4520 SATA ODD (HIGH SPEED)

46 42 **EN** SMC\_ODD\_DETECT **FUNC TEST TRUP**  
 1 PP5V\_S0 Testpoint near J4520  
 1 GROUND TESTPOINTS NEAR J4520

J5551 ODD TEMP SENSOR

94 52 **EN** SNS\_ODD\_P **FUNC TEST TRUP**  
 94 52 **EN** SNS\_ODD\_N **FUNC TEST TRUP**

J5600 ODD FAN

53 **EN** FAN\_0\_PWR\_L **FUNC TEST TRUP**  
 53 **EN** FAN\_TACH0\_L **FUNC TEST TRUP**  
 95 53 **EN** PP12V\_S0\_FAN0\_L **FUNC TEST TRUP**  
 53 **EN** FAN\_0\_GND **FUNC TEST TRUP**

J5700 CPU FAN

54 **EN** FAN\_2\_PWR\_L **FUNC TEST TRUP**  
 54 **EN** FAN\_TACH2\_L **FUNC TEST TRUP**  
 95 54 **EN** PP12V\_S0\_FAN2\_L **FUNC TEST TRUP**  
 54 **EN** FAN\_2\_GND **FUNC TEST TRUP**

94 54 52 **EN** SNS\_AMB\_P **FUNC TEST TRUP**  
 94 54 52 **EN** SNS\_AMB\_N **FUNC TEST TRUP**  
 1 GROUND TESTPOINT NEAR J5700

J5601 HD FAN

53 **EN** FAN\_1\_PWR\_L **FUNC TEST TRUP**  
 53 **EN** FAN\_TACH1\_L **FUNC TEST TRUP**  
 95 53 **EN** PP12V\_S0\_FAN1\_L **FUNC TEST TRUP**  
 53 **EN** FAN\_1\_GND **FUNC TEST TRUP**

J5400 HDD TEMP SENSOR

94 51 42 **EN** HDD\_OOB\_TEMP\_FILT **FUNC TEST TRUP**  
 1 GROUND TESTPOINTS NEAR J5400

J5560 SKIN TEMP SENSOR

94 52 44 **EN** SNS\_SKIN\_LEFT\_P **FUNC TEST TRUP**  
 94 52 44 **EN** SNS\_SKIN\_LEFT\_N **FUNC TEST TRUP**  
 94 52 **EN** SNS\_SKIN\_RIGHT\_P **FUNC TEST TRUP**  
 94 52 **EN** SNS\_SKIN\_RIGHT\_N **FUNC TEST TRUP**

J6602 AUDIO RIGHT SPEAKER

91 **EN** AUD\_SPKR\_OUTLO2R\_POU **FUNC TEST TRUP**  
 91 **EN** AUD\_SPKR\_OUTLO2R\_NOU **FUNC TEST TRUP**  
 91 **EN** AUD\_SPKR\_OUTLO1R\_POU **FUNC TEST TRUP**  
 91 **EN** AUD\_SPKR\_OUTLO1R\_NOU **FUNC TEST TRUP**

**EN** GND 17 TP'S **FUNC TEST TRUP**  
 MIN ALLOWED TPS=17

95 4 **EN** PP3V3\_S3 2 TP'S **FUNC TEST TRUP**  
 MIN ALLOWED TPS=2

95 4 **EN** PP5V\_S0 **FUNC TEST TRUP**  
 MIN ALLOWED TPS=1

J6603 AUDIO LEFT SPEAKER

91 **EN** AUD\_SPKR\_OUTLO2L\_POU **FUNC TEST TRUP**  
 91 **EN** AUD\_SPKR\_OUTLO2L\_NOU **FUNC TEST TRUP**  
 91 **EN** AUD\_SPKR\_OUTLO1L\_POU **FUNC TEST TRUP**  
 91 **EN** AUD\_SPKR\_OUTLO1L\_NOU **FUNC TEST TRUP**

J6600 AUDIO AUXILIARY CONNECTOR

95 60 **EN** PP3V3\_AUDIO\_SPDIF JACK **FUNC TEST TRUP**  
 MIN ALLOWED TPS=2  
 60 **EN** AUD\_LI\_DET JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_LI\_R JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_LI\_GND JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_LI\_L JACK **FUNC TEST TRUP**

60 **EN** HS\_MIC\_HI JACK **FUNC TEST TRUP**

60 **EN** AUD\_HP\_L JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_HP\_GND JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_HP\_R JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_HP\_TYDEDET JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_IP\_PERPH JACK **FUNC TEST TRUP**  
 60 **EN** AUD\_HP\_TIPDET JACK **FUNC TEST TRUP**

60 **EN** AUD\_SPDIFIN JACK **FUNC TEST TRUP**

4 GROUND TESTPOINTS NEAR J6600

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE K60/K62 ICT/FCT			
Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 110 OF 110
		SHEET	98 OF 98