

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
C	0000813234	PRODUCTION RELEASED		2009-11-01

SCHEMATIC, "Okashi"


11/01/2009

Page	Contents	Sync	Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	K24_MLB 01/19/2009	36	SMC	K24_MLB 04/02/2009	71	Memory Constraints	K24_MLB 04/06/2009
2	System Block Diagram	K24_MLB 01/19/2009	37	SMC Support	K24_MLB 02/04/2009	72	MCP Constraints 1	K24_MLB 03/30/2009
3	Power Block Diagram	K24_MLB 01/19/2009	38	LPC+SPI Debug Connector	K24_MLB 02/15/2009	73	MCP Constraints 2	K24_MLB 04/06/2009
4	BOM Configuration	K24_MLB 01/19/2009	39	K84 SMBUS CONNECTIONS	K24_MLB 01/19/2009	74	Ethernet Constraints	K24_MLB 04/06/2009
5	Revision History	K24_MLB 01/19/2009	40	VOLTAGE SENSING	K24_MLB 04/06/2009	75	SMC Constraints	K24_MLB 04/06/2009
6	Revision History	K24_MLB 01/19/2009	41	Current Sensing	K24_MLB 01/27/2009	76	K84 SPECIAL CONSTRAINTS	K24_MLB 01/19/2009
7	FUNC TEST	K24_MLB 02/04/2009	42	Thermal Sensors	K24_MLB 02/04/2009	77	K84 RULE DEFINITIONS	K24_MLB 01/19/2009
8	Power Aliases	K24_MLB 02/04/2009	43	Fan	K24_MLB 04/06/2009			
9	SIGNAL ALIAS	K24_MLB 02/04/2009	44	WELLSPRING 1	K24_MLB 03/04/2009			
10	CPU FSB	K24_MLB 04/06/2009	45	WELLSPRING 2	K24_MLB 02/25/2009			
11	CPU Power & Ground	K24_MLB 04/06/2009	46	SMS	K24_MLB 03/04/2009			
12	CPU Decoupling	K24_MLB 03/30/2009	47	DEBUG SENSORS AND ADC	K24_MLB 02/25/2009			
13	eXtended Debug Port(MiniXDP)	K24_MLB 02/25/2009	48	SPI ROM	K24_MLB 02/15/2009			
14	MCP CPU Interface	K24_MLB 04/06/2009	49	AUDIO: CODEC/REGULATOR	AMT00 06/09/2009			
15	MCP Memory Interface	K24_MLB 04/06/2009	50	AUDIO: LINE INPUT FILTER	AMT00 06/09/2009			
16	MCP Memory Misc	K24_MLB 04/06/2009	51	AUDIO: HEADPHONE FILTER	AMT00 06/09/2009			
17	MCP PCIe Interfaces	K24_MLB 04/06/2009	52	AUDIO: SPEAKER AMP	AMT00 06/09/2009			
18	MCP Ethernet & Graphics	K24_MLB 04/06/2009	53	AUDIO: JACK	AMT00 06/09/2009			
19	MCP PCI & LPC	K24_MLB 04/06/2009	54	AUDIO: JACK TRANSLATORS	AMT00 06/09/2009			
20	MCP SATA & USB	K24_MLB 04/06/2009	55	DC-In & Battery Connectors	K24_MLB 02/05/2009			
21	MCP HDA & MISC	K24_MLB 03/24/2009	56	PBUS Supply/Battery Charger	K24_MLB 02/05/2009			
22	MCP Power & Ground	K24_MLB 04/06/2009	57	5V/3.3V SUPPLY				
23	MCP Standard Decoupling	K24_MLB 04/06/2009	58	1.5V/0.75V DDR3 SUPPLY				
24	MCP Graphics Support	K24_MLB 04/06/2009	59	IMVP6 CPU VCore Regulator	K24_MLB 03/03/2009			
25	SB Misc	K24_MLB 02/15/2009	60	MCP CORE REGULATOR	K24_MLB 02/15/2009			
26	FSB/DDR3 Vref Margining	K24_MLB 04/06/2009	61	CPU VTT(1.05V) SUPPLY	K24_MLB 02/04/2009			
27	DDR3 SO-DIMM Connector A	K24_MLB 02/05/2009	62	MISC POWER SUPPLIES	K24_MLB 01/24/2009			
28	DDR3 SO-DIMM Connector B	K24_MLB 02/05/2009	63	POWER SEQUENCING	K24_MLB 02/15/2009			
29	DDR3 Support	K24_MLB 04/06/2009	64	POWER FETS	K24_MLB 02/15/2009			
30	X16 WIRELESS CONNECTOR	K24_MLB 01/27/2009	65	LVDS CONNECTOR	K24_MLB 02/15/2009			
31	Ethernet PHY (RTL8211CL)	K24_MLB 04/06/2009	66	DISPLAYPORT SUPPORT	K24_MLB 04/06/2009			
32	Ethernet & AirPort Support	K24_MLB 04/06/2009	67	DisplayPort Connector	K24_MLB 04/06/2009			
33	ETHERNET CONNECTOR	K24_MLB 04/06/2009	68	LCD Backlight Driver (MC34845)	VEM001_1191 02/09/2009			
34	SATA Connectors	K24_MLB 01/19/2009	69	LCD Backlight Support	K24_MLB 04/06/2009			
35	External USB Connectors	K24_MLB 02/05/2009	70	CPU/FSB Constraints	K24_MLB 04/06/2009			

www.laptop-schematics.com


www.laptop-schematics.com

DRAWING TITLE		SCHEM,MLB,K84	
Apple Inc.	DRAWING NUMBER	051-7982	SIZE
	REVISION	C.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 77	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
System Block Diagram			
Apple Inc.		CREATION NUMBER 051-7982	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 2 OF 109 SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

K84 POWER SYSTEM ARCHITECTURE



Power Block Diagram	
Apple Inc.	CREATION NUMBER: 051-7982 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED	REVISION: C.0.0 BRANCH: PAGE: 3 OF 109 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

www.laptop-schematics.com

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0035	PCBA_MLB_FOX_DDR_CONN_K84	K84_COMMON_CPU_2_GHZ_FOX_DDR_CONN_EEE_B0G
639-0254	PCBA_MLB_MLX_DDR_CONN_K84	K84_COMMON_CPU_2_GHZ_MLX_DDR_CONN_EEE_A36
085-0748	K84 MLB DEVELOPMENT BOM	K84_DEVEL_BOM
639-0554	PCBA_MLB_FOX_DDR_CONN_PVT_K84	K84_COMMON_PVT_CPU_2_GHZ_FOX_DDR_CONN_EEE_CX8
639-0555	PCBA_MLB_MLX_DDR_CONN_PVT_K84	K84_COMMON_PVT_CPU_2_GHZ_MLX_DDR_CONN_EEE_CV1
085-1076	K84 MLB DEVELOPMENT PVT	K84_DEVEL_PVT

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LABEL P/N LABEL_PCB_20MM X 6 MM	[EEE:B0G]	CRITICAL	EEE_B0G
826-4393	1	LABEL P/N LABEL_PCB_20MM X 6 MM	[EEE:A36]	CRITICAL	EEE_A36
826-4393	1	LABEL P/N LABEL_PCB_20MM X 6 MM	[EEE:CV8]	CRITICAL	EEE_CX8
826-4393	1	LABEL P/N LABEL_PCB_20MM X 6 MM	[EEE:CV1]	CRITICAL	EEE_CV1

BOM GROUP	BOM OPTIONS
K84_COMMON	COMMON.ALTERNATE,K84_MCP,K84_MISC,K84_DERUG_PROD,K84_PRODPARTS
K84_COMMON_PVT	COMMON.ALTERNATE,K84_MCP,K84_MISC,K84_DERUG_PROD,K84_PRODPARTS
K84_MCP	MCP_B03,BOOT_MODE_USER,MCPREQ_SMC
K84_MISC	ONWIRE_FU_DP_ESD,MIKEY_LDO_NO_MEM_SENSE,1POS_HIGH_SIDE_SENSE,MCP_T_DIODE_SENSOR,MCPBMC_DIGITEMP_YES
K84_PRODPARTS	BOOTROM_PROD_SMC_PROD,WELLSRING_PROD
K84_DERUG_PROD	DEVEL_BOM_SMC_DERUG_YES,XDP
K84_DERUG_PVT	DEVEL_BOM_PVT_SMC_DERUG_YES,XDP,NO_VREFMIGN
K84_DERUG_PROD	SMC_DERUG_YES,XDP,LPCPLUS_NOT,NO_VREFMIGN
K84_DEVEL_PROD	DERUG_ADC_XDP_CONN,LPCPLUS,VREFMIGN
K84_DEVEL_PVT	XDP_CONN,LPCPLUS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33783769	1	FWL 50297, 2.0K, 0.5%, 100K, 0.5%, 0.5%, 0.5%	U1000	CRITICAL	CPU_2_GHZ
33880710	1	IC, SMC, MCP79, 353398, 80A147, 803	U1400	CRITICAL	MCP_B03
51680706	1	CONN, 204P, 800296, SOCKET, 0803, 8AM, 80A	J3200	CRITICAL	FOX_DDR_CONN
516-0201	1	CONN, 204P, 800296, P+0, 80M	J3100	CRITICAL	FOX_DDR_CONN
51680790	1	CONN, 204P, 800296, SOCKET, 0803, 8AM, 80M/IC	J3200	CRITICAL	MLX_DDR_CONN
516-0213	1	CONN, 204P, 800296, P+0, 80M, 8P	J3100	CRITICAL	MLX_DDR_CONN
452-1708	4	SCW, M3, 830, 1508, 0.04, M3, 3, 83L, 807	SCREW1, SCREW2, SCREW3, SCREW4	CRITICAL	
514-0704	1	CONN, SCPT, RJ45, PLASTIC, W/PDNI, K84	J3900	CRITICAL	
514-0705	2	CONN, SCPT, USB, 4P, PLASTIC, W/PDNI, K84	J4600, J4610	CRITICAL	
514-0706	1	CONN, SCPT, MDP, 20P, PLASTIC, W/PDNI, K84	J9400	CRITICAL	
514-0718	1	CONN, SCPT, S/PDIF, TS, 8P, CP, K84	J6700	CRITICAL	
35382718	1	IC, 18L8804, 4X 9, 9000, 2.7V, 2.8V, 1098	U7870	CRITICAL	
870-1885	4	POSD P2H_MED, NOISE-IMPROVED, K84	Z80900, Z80901, Z80902, Z80903	CRITICAL	
870-1885	3	POSD P2H_MED, NOISE-IMPROVED, K84	Z80908, Z80909, Z80911	CRITICAL	
870-1886	5	POSD P2H_TALL, NOISE-IMPROVED, K84	Z80904, Z80905, Z80906, Z80907, Z80910	CRITICAL	
870-1886	5	POSD P2H_TALL, NOISE-IMPROVED, K84	Z80912, Z80913, Z80914, Z80915, Z80919	CRITICAL	
870-1887	3	POSD P2H_TWIN, NOISE-IMPROVED, K84	Z80917, Z80918, Z80916	CRITICAL	
10480033	4	RES, NP, 1/4W, 6, 800M, 5%, 0805, 80D	R6612, R6617, R6630, R6633	CRITICAL	
51880774	1	CONN, SCPT, 80P, P+0, 4, 02K, 8P, 1.0	J1300	CRITICAL	XDP_CONN

35382718 IS NEW INTERSIL PART FOR FIXING B4 DONGLE ISSUE
 514-0704 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0692 PART FOR RJ45 CONNECTOR
 514-0705 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0689 PART FOR USB CONNECTORS
 514-0706 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0691 PART FOR MINI DP CONNECTOR
 514-0718 IS CLOUD GREY 4/LB3 PLASTIC W/PDNI PLATING VERSION OF 514-0694 PART FOR AUDIO CONNECTOR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0748	1	K84 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
085-1076	1	K84 MLB DEVELOPMENT PVT	DEVEL_PVT	CRITICAL	DEVEL_BOM_PVT


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880563	1	IC, SMC, 80P/2117, 8398M, TLP, 8P	U4900	CRITICAL	SMC_BLANK
34182486	1	IC, SMC, K84	U4900	CRITICAL	SMC_PROD
33580610	1	IC, FLASH, 8M1, 138817, 3, 1V, 80M, 8-20P	U6100	CRITICAL	BOOTROM_BLANK
34182487	1	IC, FLASH, 8M1, BOOTROM, UNLOCK, K84	U6100	CRITICAL	BOOTROM_PROD
33782883	1	IC, PSDC, W/ 028, 54, P2H_MED, 078C2474	U5701	CRITICAL	WELLSRING_BLANK
34182491	1	IC, WELLSRING CONTROLLER, K84	U5701	CRITICAL	WELLSRING_PROD

LOCKED BOOTROM APN IS 34182488

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280693	15280778		ALL	DATA/VEHAY, W/LAYERS AS ALTERNATE
15280796	15280685		ALL	CUSTOM AS ALTERNATE
15780058	15780055		ALL	DELTA AS ALTERNATE
13880603	13880602		ALL	MURATA AS ALTERNATE
12880093	12880218		ALL	FRONT NO ALTERNATE
15280874	15280516		ALL	W/LAYERS AS ALTERNATE
15280847	15280586		ALL	W/LAYERS AS ALTERNATE
10480018	10480023		ALL	DATA/VEHAY AS ALTERNATE

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7982	1	SCHEM_MLB_K84	SCM	CRITICAL	
820-2567	1	PCBP_MLB_K84	PCB	CRITICAL	



SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

BOM Configuration

Apple Inc. 051-7982 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

4 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8	7	6	5	4	3	2	1
<p>Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.</p> <p>1/19/2009: INITIAL RELEASE 0.0.1 - - REPLACED K24 REFERENCE WITH K84 - UPDATED SCHEMATIC AND PCB PART NUMBER INFO</p> <p>1/21/2009: RELEASE 0.0.2 - DELETED PAGE 14 (148, 97, 98, 105 [FIREWIRE, IR CONTROLLER, BACKLIGHT CKT]) DELETED BOM IDENTIFICATION ON SATA CONNECTOR</p> <p>1/21/2009: RELEASE 0.0.3 - CORRECTED BOM CONFIG TABLES</p> <p>1/21/2009: RELEASE 0.0.4 - CORRECTED BOM CONFIG TABLE (ADDED BACK BKLT_ENG) ADDED BACK PAGE 97-98 (LDO BACKLIGHT DRIVER AND SUPPORT CKT) DELETED KB BACKLIGHT DRIVER/DETECTION CKT</p> <p>1/23/2009: RELEASE 0.0.5 - UPDATED PAGES 73-74-75-76-77-78-79-80-81-82-83-84-85-86-87-88-89-90-91-92-93-94-95-96-97-98-99-100-101-102-103-104-105-106-107-108-109-110-111-112-113-114-115-116-117-118-119-120-121-122-123-124-125-126-127-128-129-130-131-132-133-134-135-136-137-138-139-140-141-142-143-144-145-146-147-148-149-150-151-152-153-154-155-156-157-158-159-160-161-162-163-164-165-166-167-168-169-170-171-172-173-174-175-176-177-178-179-180-181-182-183-184-185-186-187-188-189-190-191-192-193-194-195-196-197-198-199-200-201-202-203-204-205-206-207-208-209-210-211-212-213-214-215-216-217-218-219-220-221-222-223-224-225-226-227-228-229-230-231-232-233-234-235-236-237-238-239-240-241-242-243-244-245-246-247-248-249-250-251-252-253-254-255-256-257-258-259-260-261-262-263-264-265-266-267-268-269-270-271-272-273-274-275-276-277-278-279-280-281-282-283-284-285-286-287-288-289-290-291-292-293-294-295-296-297-298-299-300-301-302-303-304-305-306-307-308-309-310-311-312-313-314-315-316-317-318-319-320-321-322-323-324-325-326-327-328-329-330-331-332-333-334-335-336-337-338-339-340-341-342-343-344-345-346-347-348-349-350-351-352-353-354-355-356-357-358-359-360-361-362-363-364-365-366-367-368-369-370-371-372-373-374-375-376-377-378-379-380-381-382-383-384-385-386-387-388-389-390-391-392-393-394-395-396-397-398-399-400-401-402-403-404-405-406-407-408-409-410-411-412-413-414-415-416-417-418-419-420-421-422-423-424-425-426-427-428-429-430-431-432-433-434-435-436-437-438-439-440-441-442-443-444-445-446-447-448-449-450-451-452-453-454-455-456-457-458-459-460-461-462-463-464-465-466-467-468-469-470-471-472-473-474-475-476-477-478-479-480-481-482-483-484-485-486-487-488-489-490-491-492-493-494-495-496-497-498-499-500-501-502-503-504-505-506-507-508-509-510-511-512-513-514-515-516-517-518-519-520-521-522-523-524-525-526-527-528-529-530-531-532-533-534-535-536-537-538-539-540-541-542-543-544-545-546-547-548-549-550-551-552-553-554-555-556-557-558-559-560-561-562-563-564-565-566-567-568-569-570-571-572-573-574-575-576-577-578-579-580-581-582-583-584-585-586-587-588-589-590-591-592-593-594-595-596-597-598-599-600-601-602-603-604-605-606-607-608-609-610-611-612-613-614-615-616-617-618-619-620-621-622-623-624-625-626-627-628-629-630-631-632-633-634-635-636-637-638-639-640-641-642-643-644-645-646-647-648-649-650-651-652-653-654-655-656-657-658-659-660-661-662-663-664-665-666-667-668-669-670-671-672-673-674-675-676-677-678-679-680-681-682-683-684-685-686-687-688-689-690-691-692-693-694-695-696-697-698-699-700-701-702-703-704-705-706-707-708-709-710-711-712-713-714-715-716-717-718-719-720-721-722-723-724-725-726-727-728-729-730-731-732-733-734-735-736-737-738-739-740-741-742-743-744-745-746-747-748-749-750-751-752-753-754-755-756-757-758-759-760-761-762-763-764-765-766-767-768-769-770-771-772-773-774-775-776-777-778-779-780-781-782-783-784-785-786-787-788-789-790-791-792-793-794-795-796-797-798-799-800-801-802-803-804-805-806-807-808-809-810-811-812-813-814-815-816-817-818-819-820-821-822-823-824-825-826-827-828-829-830-831-832-833-834-835-836-837-838-839-840-841-842-843-844-845-846-847-848-849-850-851-852-853-854-855-856-857-858-859-860-861-862-863-864-865-866-867-868-869-870-871-872-873-874-875-876-877-878-879-880-881-882-883-884-885-886-887-888-889-890-891-892-893-894-895-896-897-898-899-900-901-902-903-904-905-906-907-908-909-910-911-912-913-914-915-916-917-918-919-920-921-922-923-924-925-926-927-928-929-930-931-932-933-934-935-936-937-938-939-940-941-942-943-944-945-946-947-948-949-950-951-952-953-954-955-956-957-958-959-960-961-962-963-964-965-966-967-968-969-970-971-972-973-974-975-976-977-978-979-980-981-982-983-984-985-986-987-988-989-990-991-992-993-994-995-996-997-998-999-1000</p>							
8	7	6	5	4	3	2	1

SYNC MASTER=K24_MLB SYNC DATE=01/19/2009

Revision History

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CREATION NUMBER: 051-7982

REVISION: C.0.0

PAGE: 5 OF 109

SHEET: CURRENT DESIGN SHEET

TOTAL DESIGN SHEETS: OF

www.laptop-schematics.com

Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

4/2/2009: RELEASE 9.3.0 (MAJOR): ... 4/2/2009: RELEASE 9.4.0 (MAJOR): ... 4/2/2009: RELEASE 9.5.0 (MAJOR): ... 4/3/2009: RELEASE 9.6.0 (MAJOR): ... 4/3/2009: RELEASE 10.0.0 (RFA): ... 4/5/2009: RELEASE 10.1.0 (MAJOR): ... 4/6/2009 - RELEASE 10.1.1 (MINOR): ... 4/6/2009 - RELEASE 11.0.0 (OK2FAB): ... 4/7/2009 - RELEASE 12.0.0 OK2FAB (RFA): ... 4/23/2009 - RELEASE 12.1.0 (MAJOR): ... 4/24/2009 - RELEASE 12.2.0 (MAJOR): ... 4/27/2009 - RELEASE 12.3.0 (MAJOR & WEEKLY ECO): ... 4/28/2009: RELEASE 12.4.0 (MAJOR): ... 4/28/2009: RELEASE 12.5.0 (MAJOR): ... 4/29/2009: RELEASE 12.6.0 (MAJOR & WEEKLY ECO): ... 4/29/2009: RELEASE 12.7.0 (MAJOR & WEEKLY ECO): ... 5/01/2009: RELEASE 12.8.0 (MAJOR): ... 05/01/2009: RELEASE 12.9.0 (MAJOR): ... 05/04/2009: RELEASE 12.10.0 (MAJOR): ... 05/05/2009: RELEASE 12.11.0 (MAJOR & WEEKLY ECO): ...

05/08/2009: RELEASE 12.12.0 (MAJOR & WEEKLY ECO): ... 05/10/2009: RELEASE 12.13.0 (MAJOR & WEEKLY ECO) - THRU EMAIL: ... 05/11/2009: RELEASE 12.14.0 (MAJOR & WEEKLY ECO) - THRU EMAIL: ... 05/20/2009: AGILE RELEASE PROTO 2 OK2FAB 13.0.0 (FAB): ... 05/22/2009: AGILE RELEASE PROTO 2 OK2FAB 14.0.0 (FAB): ... 06/09/2009: RELEASE 14.1.0 (MAJOR): ... 06/10/2009: RELEASE 14.2.0 (MAJOR): ... 06/11/2009: RELEASE 14.3.0 (MAJOR): ... 06/11/2009: RELEASE 14.3.5.0 (MAJOR): ... 06/12/2009: RELEASE 14.5.0 (MAJOR): ... 06/22/2009: RELEASE 14.6.0 (MAJOR): ... 06/25/2009: RELEASE 14.7.0 (MAJOR): ... 07/17/2009: AGILE EVT OK2FAB RELEASE 15.0.0 (FAB): ... 07/21/2009: RELEASE 15.1.0 (MAJOR): ... 07/27/2009: RELEASE 15.2.0 (MAJOR): ... 08/05/2009: RELEASE 15.3.0 (MAJOR): ... 08/27/2009: AGILE PDPC OK2FAB RELEASE 16.0.0 (FAB): ...

08/31/2009: RELEASE 16.1.0 (MAJOR): ... 09/16/2009: RELEASE 17.0.0 (FAB): ... 09/21/2009: RELEASE A.0.0 (FAB): ... 10/12/2009: RELEASE B.0.0 (FAB): ... 11/01/2009: RELEASE C.0.0 (FAB): ...

SYNC MASTER=K24 MLB SYNC DATE=01/19/2009
Revision History
Apple Inc. 051-7982 D
C.0.0
6 OF 109
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I I NOT TO REPRODUCE OR COPY IT
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I I ALL RIGHTS RESERVED
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

www.laptop-schematics.com

Functional Test Points

FAN CONNECTORS FUNC_TEST

8277 TRUE PP5VRT S0 7 8
 8278 TRUE FAN RT PWM 43
 8279 TRUE FAN RT TACH 43
 (NEED TO ADD 1 GND TP)

MIC FUNC_TEST

8280 TRUE BI MIC LO 53 54
 8281 TRUE BI MIC HI 53 54
 8282 TRUE BI MIC SHIELD 53 54

SPEAKER FUNC_TEST

8283 TRUE SPKRAMP L N_OUT 52 53
 8284 TRUE SPKRAMP L P_OUT 52 53
 8285 TRUE SPKRAMP R N_OUT 52 53
 8286 TRUE SPKRAMP R P_OUT 52 53
 8287 TRUE SPKRAMP SUB N_OUT 52 53
 8288 TRUE SPKRAMP SUB P_OUT 52 53

LVDS FUNC_TEST

8289 TRUE PP3V3_LCDVDD_SW_F 7 65 (NEED 2 TP)
 8290 TRUE PP3V3_S0_LCD_F 65
 8291 TRUE PPVOUT_S0_LCDBKLT 7 47 65 68 (NEED 2 TP)
 8292 TRUE LVDS_IG_DDC_CLK 18 65
 8293 TRUE LVDS_IG_DDC_DATA 18 65
 8294 TRUE LVDS_IG_A_DATA_N<0> 18 65 72
 8295 TRUE LVDS_IG_A_DATA_P<0> 18 65 72
 8296 TRUE LVDS_IG_A_DATA_N<1> 18 65 72
 8297 TRUE LVDS_IG_A_DATA_P<1> 18 65 72
 8298 TRUE LVDS_IG_A_DATA_N<2> 18 65 72
 8299 TRUE LVDS_IG_A_DATA_P<2> 18 65 72
 8300 TRUE LVDS_IG_A_CLK_F_N 65 72
 8301 TRUE LVDS_IG_A_CLK_F_P 65 72
 8302 TRUE LED_RETURN_1 65 68
 8303 TRUE LED_RETURN_2 65 68
 8304 TRUE LED_RETURN_3 65 68
 8305 TRUE LED_RETURN_4 65 68
 8306 TRUE LED_RETURN_5 65 68
 8307 TRUE LED_RETURN_6 65 68
 8308 TRUE PP5V_S3_CAMERA_F 7 65
 8309 TRUE USB_CAMERA_CONN_P 65 73
 8310 TRUE USB_CAMERA_CONN_N 65 73
 (NEED TO ADD 5 GND TP)

SATA ODD CONN FUNC_TEST

8311 TRUE PP5V_SW_ODD (NEED 2 TP) 7 34 47
 8312 TRUE SMC_ODD_DETECT 34 36
 8313 TRUE SATA_ODD_D2R_C_P 34 72
 8314 TRUE SATA_ODD_D2R_C_N 34 72
 8315 TRUE SATA_ODD_R2D_P 34 72
 8316 TRUE SATA_ODD_R2D_N 34 72
 (NEED TO ADD 2 GND TP)

SATA HDD/SIL FUNC_TEST

8317 TRUE PP5V_S0_HDD_FLT (NEED 2 TP) 7 34
 8318 TRUE SATA_HDD_R2D_P 34 72
 8319 TRUE SATA_HDD_R2D_N 34 72
 8320 TRUE SATA_HDD_D2R_C_P 34 72
 8321 TRUE SATA_HDD_D2R_C_N 34 72
 8322 TRUE SYS_LED_ANODE_R 34
 (NEED TO ADD 3 GND TP)

BATT POWER CONN FUNC_TEST

8323 TRUE SMBUS_SMC_BSA_SCL 39 75
 8324 TRUE SMBUS_SMC_BSA_SDA 39 75
 8325 TRUE SYS_DETECT_L 55
 8326 TRUE BATT_POS_F 55 66 (NEED 2 TP)
 (NEED TO ADD 2 GND TP)

HALL EFFECT CONNECTOR FUNC_TEST

8327 TRUE PP3V42_G3H 7 8
 8328 TRUE SMC_LID_R 55

X16 WIRELESS CONN FUNC_TEST

8329 TRUE PP3V3_S3_BT_F 30
 8330 TRUE CONN_PCIE_MINI_D2R_P 30 72
 8331 TRUE CONN_PCIE_MINI_D2R_N 30 72
 8332 TRUE CONN_PCIE_MINI_R2D_P 30 72
 8333 TRUE CONN_PCIE_MINI_R2D_N 30 72
 8334 TRUE PCIE_CLK100M_MINI_CONN_P 30 72
 8335 TRUE PCIE_CLK100M_MINI_CONN_N 30 72
 8336 TRUE PP3V3_WLAN 7 30 (NEED 2 TP)
 8337 TRUE PCIE_WAKE_L 37 30
 8338 TRUE CONN_USB2_BT_P 30 73
 8339 TRUE CONN_USB2_BT_N 30 73
 8340 TRUE MINI_CLKREQ_Q_L 30
 8341 TRUE MINI_RESET_CONN_L 30
 (NEED TO ADD 2 GND TP)

IPD_FLEX_CONN FUNC_TEST

8342 TRUE PP3V3_S3_LDO 7 45
 8343 TRUE PP18V5_S3 7 45
 8344 TRUE Z2_CS_L 44 45
 8345 TRUE Z2_DEBUG3 44 45
 8346 TRUE Z2_MOS1 44 45
 8347 TRUE Z2_SCLK 44 45
 8348 TRUE Z2_BOOST_EN 45
 8349 TRUE Z2_HOST_INTN 44 45
 8350 TRUE Z2_CLKIN 44 45
 8351 TRUE Z2_KEY_ACT_L 44 45
 8352 TRUE Z2_RESET 44 45
 8353 TRUE PSOC_MISO 44 45
 8354 TRUE PSOC_MOSI 44 45
 8355 TRUE PSOC_SCLK 44 45
 8356 TRUE SMBUS_SMC_A_S3_SDA 39 75
 8357 TRUE SMBUS_SMC_A_S3_SCL 39 75
 8358 TRUE PSOC_F_CS_L 44 45
 8359 TRUE PICKB_L 44 45
 (NEED TO ADD 2 GND TP)

KEYBOARD CONN FUNC_TEST

8360 TRUE PP3V3_S3 7 8
 8361 TRUE PP3V42_G3H 7 8
 8362 TRUE WS_KBD1 44
 8363 TRUE WS_KBD2 44
 8364 TRUE WS_KBD3 44
 8365 TRUE WS_KBD4 44
 8366 TRUE WS_KBD5 44
 8367 TRUE WS_KBD6 44
 8368 TRUE WS_KBD7 44
 8369 TRUE WS_KBD8 44
 8370 TRUE WS_KBD9 44
 8371 TRUE WS_KBD10 44
 8372 TRUE WS_KBD11 44
 8373 TRUE WS_KBD12 44
 8374 TRUE WS_KBD13 44
 8375 TRUE WS_KBD14 44
 8376 TRUE WS_KBD15_CAP 44
 8377 TRUE WS_KBD16_NUM 44
 8378 TRUE WS_KBD17 44
 8379 TRUE WS_KBD18 44
 8380 TRUE WS_KBD19 44
 8381 TRUE WS_KBD20 44
 8382 TRUE WS_KBD21 44
 8383 TRUE WS_KBD22 44
 8384 TRUE WS_KBD23 44
 8385 TRUE WS_KBD_ONOFF_L 44
 8386 TRUE WS_LEFT_SHIFT_KBD 44
 8387 TRUE WS_LEFT_OPTION_KBD 44
 8388 TRUE WS_CONTROL_KBD 44
 (NEED TO ADD 1 GND TP)

POWER NETS FUNC_TEST

8389 TRUE PPVCORE_S0_CPU 8
 8390 TRUE PPVCORE_S0_MCP 8
 8391 TRUE PP0V75_S0 8
 8392 TRUE PP1V05_S0 8
 8393 TRUE PP1V5_S0 8
 8394 TRUE PP1V8_S0 8
 8395 TRUE PP5VLT_S0 8
 8396 TRUE PP5VRT_S0 7 8
 8397 TRUE PP3V3_S0 8
 8398 TRUE PP1V5_S3 8
 8399 TRUE PP3V3_S3 7 8
 8400 TRUE PP5V_S3 7 8
 8401 TRUE PP1V1R1V05_S5 8
 8402 TRUE PP3V3_S5 8
 8403 TRUE PP3V42_G3H 7 8
 8404 TRUE PPBUS_G3H 8
 8405 TRUE PP3V3_ENET_PHY 8
 8406 TRUE PP1V2R1V05_ENET 8
 8407 TRUE PP3V3_G3_RTC 31 22 25
 8408 TRUE PP3V3_WLAN 7 30
 8409 TRUE PP5V_SW_ODD 7 34 47
 8410 TRUE PP5V_S0_HDD_FLT 7 34
 8411 TRUE PP3V3_S5_AVREF_SMC 36 37
 8412 TRUE PP18V5_S3 7 45
 8413 TRUE PP3V3_S3_LDO 7 45
 8414 TRUE PP3V3_LCDVDD_SW_F 7 65
 8415 TRUE PPVOUT_S0_LCDBKLT 7 47 65 68
 8416 TRUE PP4V5_AUDIO_ANALOG 49
 8417 TRUE SMC_PM_G2_EN 36 57 63
 8418 TRUE PM_SLP_S4_L 31 32 36 63 67
 8419 TRUE PM_SLP_S3_L 31 32 36 63 67
 8420 TRUE PP5V_S3_CAMERA_F 7 65
 (NEED TO ADD 1 GND TP)

DC POWER CONN FUNC_TEST

8421 TRUE PP18V5_DCIN_FUSE (NEED 2 TP) 55
 8422 TRUE ADAPTER_SENSE 55
 (NEED TO ADD 2 GND TP)

SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

FUNC TEST



Apple Inc.

DRAWING NUMBER 051-7982 D
 REVISION C.0.0


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE 7 OF 109

SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


"S0,S0M" RAILS




"S3" RAILS




"G3H" RAILS




"ENET" RAILS



"S5" RAILS



PEX & SATA AVDD/DVDD aliases



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

Power Aliases

Apple Inc.

051-7982 D


REVISION C.0.0


8 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


CREATING NUMBER 051-7982 D
 REVISION C.0.0
 PAGE 8 OF 109
 SHEET

www.laptop-schematics.com



PAGE TITLE		SYNC DATE=02/04/2009	
SIGNAL ALIAS			
 Apple Inc.		CREATING NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	SHEET		
9 OF 109			

www.laptop-schematics.com




SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

CPU FSB	
Apple Inc.	DRAWING NUMBER 051-7982
REVISION C.0.0	
PAGE 10 OF 109	
SHEET	

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

www.laptop-schematics.com





SYNC FROM T18
 CHANGE CPU FROM SOCKET TO BGA SYMBOL


SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE CPU Power & Ground			
Apple Inc.		CREATION NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	11 OF 109
		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

www.laptop-schematics.com


CPU VCore HF and Bulk Decoupling
4x 330uF, 20x 22uF 0805



VCCA (CPU AVdd) DECOUPLING
1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING
1x 330uF, 6x 0.1uF 0402




SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

SYNC MASTER=K24 MLB		SYNC DATE=03/30/2009	
PAGE TITLE CPU Decoupling			
Apple Inc.		DRAWING NUMBER 051-7982	SHEET D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0	BRANCH
		PAGE 12 OF 109	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
USE WITH 920-0782 ADAPTER FLEX TO SUPPORT CPU, MCP DEBUGGING.


MCP79-specific pinout



← Direction of XDP module
Please avoid any obstructions
ON ODD-NUMBERED SIDE OF J1300

SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
PAGE TITLE eXtended Debug Port (MiniXDP)			
Apple Inc.		CREATION NUMBER 051-7982	REVISION D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH C.0.0	PAGE 13 OF 109
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP CPU Interface

Apple Inc.

051-7982 D

REVISION C.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

14 OF 109 SHEETS

1122


Current numbers from email Poonacha Kongtira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com



SYNC MASTER=K24 MLB SYNC DATE=04/06/2009
MCP Memory Interface
 Apple Inc.
 DRAWING NUMBER: 051-7982 D
 REVISION: C.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE 15 OF 109
 SHEET
 <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


www.laptop-schematics.com



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP Memory Misc			
 Apple Inc.		DRAWING NUMBER 051-7982	SHEET D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH 	PAGE 16 OF 109
		SHEET 	OF
		<CURRENT DESIGN SHEET>	OF <TOTAL DESIGN SHEETS>

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP PCIe Interfaces

Apple Inc.

CREATION NUMBER: 051-7982 D


REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 17 OF 109 SHEET

OF <TOTAL DESIGN SHEETS>

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII. RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a 85 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 Okay to float XTALIN_TV and XTALOUT_TV.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20k pull-down required on DP_HPD_DET.
 NOTE: 1k pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFF interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPPx at 1.8V
 Dual-channel TMDS: Power +VDD_IPPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (-10k to 3.3V 50). To ensure pins are low by default, pull-downs (1k or stronger) must be used.

=DVI_HPD_OMIX_INT:
 Alias to DVI_HPD for systems using IFF for DVI.
 Alias to OMIX_INT for systems with OMIX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Ethernet & Graphics

Apple Inc.


CREATION NUMBER: 051-7982 D
 REVISION: C.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

PAGE: 18 OF 109
 SHEET: 18 OF 109


DESIGN SHEET OF TOTAL DESIGN SHEETS


www.laptop-schematics.com



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP PCI & LPC			
 Apple Inc.		DRAWING NUMBER 051-7982	SHEET D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH PAGE 19 OF 109 SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			


www.laptop-schematics.com



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP SATA & USB			
 Apple Inc.		DRAWING NUMBER 051-7982	SHEET D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 20 OF 109
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default. LPC debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency

Frequency	HDA_SYNC
24 Mhz	1
14.31818 Mhz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 Mhz	0	0
42 Mhz	0	1
25 Mhz	1	0
1 Mhz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



SYNC MASTER=K24 MLB SYNC DATE=03/24/2009


MCP HDA & MISC


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


CREATION NUMBER: 051-7982 D
 REVISION: C.0.0
 PAGE: 21 OF 109
 SHEET: 1

www.laptop-schematics.com



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP Power & Ground			
 Apple Inc.		CREATION NUMBER 051-7982	SHEET D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH 	PAGE 22 OF 109
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


Current numbers from email Poonacha Kongtira provided 11/30/2007 4:04pm (no official document number).



www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Standard Decoupling			
Apple Inc.		CREATING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	25 OF 109
		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



SYNC FROM T18
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
 NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
 CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
 REMOVE HDCP ROMS

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Graphics Support			
Apple Inc.		051-7982	D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 26 OF 109	SHEET

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



D
C
B
A

D
C
B
A

SYNC FROM T18
 CHANGE RESET BUTTON TO RESET PADS
 REMOVE UNUSED PCIE RESET SIGNALS
 REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
 CHANGE RTC COIN CELL TO LDO & SUPERCAP
 ALIAS MEM_VTT_EN TO =DDRVTT_EN
 CHANGE Y2810 AND U2850 TO SMALLER PARTS

SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE			
SB Misc			
Apple Inc.		DRAWING NUMBER 051-7982	REVISION D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		BRANCH	PAGE 28 OF 109
		SHEET OF <TOTAL DESIGN SHEETS>	

www.laptop-schematics.com

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDAC5_SCL
 - =I2C_VREFDAC5_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

DAC channel	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA		CPU FSB VREF
	A	B	A	B	A	B	C		
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00	0x55		
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87	0x55		
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA		
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA		
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V		
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V		
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V		
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV		

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL.FILM,0.5%,0402,SM,LP	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

FSB/DDR3 Vref Margining

Apple Inc. 051-7982 D
 C.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 29 OF 109 SHEETS
 CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

www.laptop-schematics.com


Page Notes

Power aliases required by this page:
 ->PP1V5_S3_MEM_A
 ->PP1V5_S1_MEM_A
 ->PP0V75_S3_MEM_VTT_A
 ->PP0V75_S1_MEM_VTT_A
 ->PP0V75_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 ->I2C_S0D19MA_SCL
 ->I2C_S0D19MA_SDA

SDM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

"Factory" (top) slot

SYNC MASTER=K24 MLB SYNC DATE=02/05/2009
 DDR3 SO-DIMM Connector A

Apple Inc.	CREATION NUMBER	051-7982
	REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE 31 OF 109

Page Notes

Power Alliances required by this page:


- >PPIV5_03_MEM_B
- >PPIV5_01_MEM_B
- >PPIV5_02_MEM_B
- >PPIV5_04_MEM_VTT_B
- >PPIV5_05_MEM_B (2.5 - 3.3V)

Signal Alliances required by this page:


- >I2C_S0D19MM_S0L
- >I2C_S0D19MM_S0A

ROM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)



D

D

C

C

B

B

A

A

SYNC MASTER=K24 MLB SYNC DATE=02/05/2009


DDR3 SO-DIMM Connector B

Apple Inc.
 CREATION NUMBER: 051-7982 D
 REVISION: C.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV. ALL RIGHTS RESERVED

PAGE: 32 OF 109
 SHEET: 1122

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
DDR3 Support			
Apple Inc.		DESIGN NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		33 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF	
IV ALL RIGHTS RESERVED		TOTAL DESIGN SHEETS	



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
VDS (RM)	20-30 MVM @2.5V
LOADING	0.727 A (RDP)

RC VALUE IS CHOSEN TO MEET THE 100 MS DELAY REQUIREMENT BETWEEN 3.3 WLAN POWER GETTING STABLE AND AIRPORT CARD COMING OUT OF RESET

PAGE TITLE		SYNC DATE=01/27/2009	
X16 WIRELESS CONNECTOR			
Apple Inc.		DESIGN NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com



Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet PHY (RTL8211CL)			
Apple Inc.		CREATION NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	37 OF 109
		SHEET	
		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	

www.laptop-schematics.com

D

C

B

A

D


C

B

A


WLAN Enable Generation

WLAN = (*S3* && *AP_PWR_EN* && (*AC* || *SD*))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.
 Pull-up is with power FET.




3.3V ENET FET

@ 2.5V Vgs!
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)



MOBILE:
 Recommend aliasing PM_SLP_RMOT_L and
 =PIV3ENET_EN. Nets separated on
 ARB for alternate power options.


1.05V ENET FET



Non-ARB:
 Recommend aliasing PM_SLP_RMOT_L and
 =PIV05ENET_EN. Nets separated on
 ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMOT rails are powered.
 Designs must ensure PHY is powered whenever RMOT rails are, or use separate crystal.



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE Ethernet & AirPort Support			
Apple Inc.		DESIGN NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 38 OF 109	SHEET
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


- COPY THIS PAGE FROM K36 CSA.39

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



ETHERNET CONNECTOR



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
ETHERNET CONNECTOR			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 39 OF 109
SHEET <CURRENT DESIGN SHEET>		OF <TOTAL DESIGN SHEETS>	

D
C
B
A

D
C
B
A

8

7

6


5

4

3

2

1




www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
SATA Connectors			
Apple Inc.		CREATION NUMBER	051-7982 D
		REVISION	C.0.0
		PAGE	45 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


POR IS PLASTIC USB CONNECTOR PARTS BUT METAL PART'S SCHEMATIC AND CAD SYMBOLS HAVE BEEN USED AS ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch




We can remove C4690 later if the output cap of the 5V_S5 regulator is close enough.


USB PORT A (FRONT PORT)



USB/SMC Debug Mux



USB PORT B (BACK PORT)




SYNC MASTER=K24 MLB SYNC DATE=02/05/2009

External USB Connectors

Apple Inc.		CREATING NUMBER	051-7982	REV	D
		REVISION	C.0.0		
		BUSINESS			
		PAGE	46 OF 109		
		SHEET			
		SHEET			

IV ALL RIGHTS RESERVED. <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



NOTE: Unused pins have *SMC_Pxx* names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

U4900 H8S2117 LGA-HP (1 OF 3) OMIT

U4900 H8S2117 LGA-HP (2 OF 3) OMIT

NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMC interrupt can be active high or low, rename net accordingly. If SMC interrupt is not used, pull up to SMC rail.

PLACEMENT_NOTE=PLACE C4950 CLOSE TO U4900 PIN M10
 PLACEMENT_NOTE=PLACE C4951 CLOSE TO U4900 PIN M9
 PLACEMENT_NOTE=PLACE C4952 CLOSE TO U4900 PIN K10

SMC_P83:
 SMC_I0_THROTTLE_L for MG systems.
 Otherwise, TP/NC okay (was ISENSE_CAL_EN)

SYNC MASTER=K24 MLB		SYNC DATE=04/02/2009	
SMC			
Apple Inc.		CREATION NUMBER 051-7982	REVISION D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		BRANCH	C.0.0
		PAGE 49 OF 109	SHEET
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	


www.laptop-schematics.com



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381912		ALL	18L6002-13, INTERSIL

SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
SMC Support			
Apple Inc.		DRAWING NUMBER 051-7982	REVISION D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		C.0.0	PAGE 50 OF 109
		SHEET 50 OF 109	

www.laptop-schematics.com




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=K24_MLB		SYNC DATE=02/15/2009	
PAGE TITLE LPC+SPI Debug Connector			
DRAWING NUMBER 051-7982		REV D	
REVISION C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 51 OF 109		SHEET	

www.laptop-schematics.com



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
K84 SMBUS CONNECTIONS			
Apple Inc.		051-7982	D
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		52 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		OF	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEETS	
IV ALL RIGHTS RESERVED		CURRENT DESIGN SHEET	


www.laptop-schematics.com




www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
VOLTAGE SENSING			
Apple Inc.		DRAWING NUMBER 051-7982	REVISION D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 53 OF 109
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			


MCP VCore Current Sense Filter




MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter




CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter



DC-IN (BMON) CURRENT SENSE




DC-IN (AMON) CURRENT SENSE





PAGE TITLE		SYNC MASTER=K24 MLB		SYNC DATE=01/27/2009	
Current Sensing					
Apple Inc.		DESIGN NUMBER	051-7982	REV	D
		REVISION	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	54 OF 109		
		SHEET	CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS		


CPU T-Diode Thermal Sensor



MCP T-Diode Thermal Sensor




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER 051-7982	REVISION D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH C.0.0	PAGE 55 OF 109
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Fan			
		DRAWING NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 56 OF 109
<CURRENT DESIGN SHEET>		OF <TOTAL DESIGN SHEETS>	

PSOC USB CONTROLLER




IC	FIN NAME	CURRENT	R_DS	V_DS	POWER
TPM102	V+	100A	2.55 RDSM	0.0255 V	0.255E-6 W
		800A		0.204 V	16.32E-6 W
3V3_LED	VDD	60MA MAX	1.0 OHM	0.6 V	36E-3 W
	VDDT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	80A (TYP)	1.5 OHM	0.012 V	96E-6 W
		140A (MAX)		0.021 V	294E-6 W
18V_BOOSTER	VDD	40A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC



TPAD BUTTONS DISABLE



U5701 CHIP DECOUPLING
PLACE C5701, C5702 & C5703
CLOSE TO U5701 VDD PIN 22

PLACE C5704, C5705 & C5706
CLOSE TO U5701 VDD PIN 49

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31150406	31150447		ALL	REP PART AS ALTERNATE

SYNC MASTER=K24 MLB SYNC DATE=03/04/2009

WELLSPRING 1

Apple Inc.

051-7982 D

C.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

57 OF 109

57 OF 109 SHEET


D
C
B
A

D
C
B
A




BOOSTER DESIGN CONSIDERATION:
 - POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812, R5813, C5818 MODIFIED


IPD FLEX CONNECTOR




3V3 LDO FOR IPD



SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
PAGE TITLE			
WELLSPRING 2			
 Apple Inc.	DRAWING NUMBER	051-7982	SIZE
	REVISION	C.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		58 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF	
IV ALL RIGHTS RESERVED		TOTAL DESIGN SHEETS	




PAGE TITLE		SMS	
Apple Inc.		DESIGN NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 109
		SHEET	



SYNC MASTER=K19 IMLB		SYNC DATE=02/25/2009	
DEBUG SENSORS AND ADC			
Apple Inc.		CREATION NUMBER	051-7982 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		PAGE	60 OF 109
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

www.laptop-schematics.com



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

SPI ROM

Apple Inc. DRAWING NUMBER 051-7982 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

61 OF 109 SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

D

C

C


B

B


A

A

AUDIO CODEC APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC APPLE P/N 353S2456



NOTES ON CODEC I/O

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS


SYNC MASTER=AUDIO SYNC DATE=06/09/2009

AUDIO: CODEC/REGULATOR

Apple Inc.		CREATION NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 62 OF 109	SHEET



LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
 FC_HP = 3.6 HZ
 FC_LP = 43KHZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS




PAGE TITLE		AUDIO: LINE INPUT FILTER	
Apple Inc.		DRAWING NUMBER	051-7982 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
CURRENT DESIGN SHEET		PAGE	63 OF 109

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS
AV_PB = -1V/V, FC_LPF = 35.2KHZ




SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE AUDIO: HEADPHONE FILTER			
Apple Inc.		DESIGN NUMBER 051-7982	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 65 OF 109

DYNAMIC (SUB) AND PIEZO (SATELLITE) SPKR AMPLIFIERS

SATELLITE HPF FC = 775 HZ
 SUB 80 HZ < HPF FC < 132 HZ
 SUB GAIN 6DB (2V/V)
 SAT GAIN 5.6DB (1.91V/V)


ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

52 = PP5V_S3_AUDIO_AMP




ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

53 = PP5V_S3_AUDIO_AMP



ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

52 = PP5V_S3_AUDIO_AMP



ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

53 = PP5V_S3_AUDIO_AMP





SYNC MASTER=AUDIO SYNC DATE=06/09/2009

PAGE TITLE		AUDIO: SPEAKER AMP	
Apple Inc.		CREATION NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 109
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			

www.laptop-schematics.com

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



ANALOG AUDIO IO SWITCH

GPIO0 = 0 AND GPIO1 = 1 --> HP PATH SELECTED
GPIO0 = 1 AND GPIO1 = 0 --> LI PATH SELECTED

SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE			
AUDIO: JACK			
Apple Inc.		CREATION NUMBER	051-7982
		REVISION	C.0.0
		BRANCH	
		PAGE	67 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

www.laptop-schematics.com

8

7

6

5

4

3

2

1


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	GPIO_0 AND GPIO_1	OX09 (A)
LINE IN	OX05 (5)	OX05 (5)	OX0C (12)	GPIO_0 AND GPIO_1	OX09 (A) AND UI ELEMENT
SATELLITES	OX04 (4)	OX04 (4)	OX0A (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREP/ENABLE	DET ASSIGNMENT
BUILT-IN MIC	OX06 (6)	OX0D (13,B,RIGHT)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MCP79 GPIO_38	MCP79 GPIO_17 (PERIPH DETECT) MCP79 GPIO_4 (LOAD DETECT)


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




EXTRACTION NOTIFICATION CKT




MIKEY MIC LOAD DET CKT



PORT B LEFT (HEADSET MIC)



PORT B RIGHT (BUILT-IN MIC)



SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		CREATION NUMBER	051-7982
		REVISION	C.0.0
		BRANCH	
		PAGE	68 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		CURRENT DESIGN SHEET	
		OF TOTAL DESIGN SHEETS	

8

7

6

5


4

3

2

1


MagSafe DC Power Jack



1-Wire OverVoltage Protection

3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



$V_{out} = 1.25V * (1 + R_a / R_b)$

HALL EFFECT CONNECTOR


BATTERY CONNECTOR



PAGE TITLE		SYNC DATE=02/05/2009	
DC-In & Battery Connectors		CREATION NUMBER	
Apple Inc.		051-7982 D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		69 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	


www.laptop-schematics.com

PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
 MAX CURRENT = 7A
 (??? limited)

AMON PULLDOWN LOGIC



BATTERY CHARGE LIMITING FETS




SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
PAGE TITLE PBUS Supply/Battery Charger			
CREATOR NUMBER Apple Inc.		REVISION 051-7982 D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH C.0.0	
PAGE 70 OF 109		SHEET OF DESIGN SHEETS	

www.laptop-schematics.com

5V S3 / 3.3V S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



PWM FREQ. = 300 KHZ
MAX CURRENT = 10A


PWM FREQ. = 375 KHZ
MAX CURRENT = 4A

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.

PAGE TITLE		5V/3.3V SUPPLY	
DRAWING NUMBER		051-7982	D
REVISION		C.0.0	
BRANCH			
PAGE		72 OF 109	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			

1.5V/0.75V (DDR3) POWER SUPPLY

$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$



MAX CURRENT = 13A
PWM FREQ. = 400 KHZ

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V


PAGE TITLE
1.5V/0.75V DDR3 SUPPLY

Apple Inc.
051-7982 D
C.0.0
73 OF 109

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

www.laptop-schematics.com



NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

IMVP6 CPU VCore Regulator

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM
IMVP6_PHASE2	0.25 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
IMVP6_RTIN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

SYNC MASTER=K24 MLB SYNC DATE=03/03/2009

IMVP6 CPU VCore Regulator

Apple Inc. 051-7982 D


REVISION: C.0.0

74 OF 109

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

www.laptop-schematics.com



VID<2:0> MCP TARGET

000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V

SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

MCP CORE REGULATOR


Apple Inc.
 DRAWING NUMBER: 051-7982 D
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 75 OF 109
 SHEET: 1 OF 1

CPUVTT POWER SUPPLY

www.laptop-schematics.com




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
CPU VTT(1.05V) SUPPLY			
Apple Inc.		DESIGN NUMBER	051-7982
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com


1.8V S0 SWITCHER

www.laptop-schematics.com




1.05V S0 PLL LDO


www.laptop-schematics.com




MCP 1.05V S5 (AUXC) SUPPLY



$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

SYNC MASTER=K24 MLB		SYNC DATE=03/24/2009	
PAGE TITLE			
MISC POWER SUPPLIES			
 Apple Inc.		CREATION NUMBER	SIZE
		051-7982	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		77 OF 109	
		SHEET	
		OF <TOTAL DESIGN SHEETS>	

www.laptop-schematics.com




POWER SEQUENCING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CREATION NUMBER: 051-7982
REVISION: C.0.0
PAGE: 78 OF 109
SHEET: 1



SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

POWER FETS


Apple Inc.


051-7982 D

REVISION C.0.0

79 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
LVDS CONNECTOR			
 Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 90 OF 109
SHEET CURRENT DESIGN SHEET		OF <TOTAL DESIGN SHEETS>	

8

7

6

5

4


3

2

1

POR IS PLASTIC MINI DP CONNECTOR BUT METAL PART'S SCHEMATIC AND CAD SUMBOLS HAVE BEEN USED BEACUSE ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE DisplayPort Connector			
DRAWING NUMBER 051-7982		REV D	
REVISION C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 94 OF 109		SHEET OF TOTAL DESIGN SHEETS	

www.laptop-schematics.com

8

7

6

5


4

3

2

1

www.laptop-schematics.com




13.3 Inch Panel (9 LEDs per string)
TARGET: ISET = 20mA, OVP = 35V
ACTUAL: ISET = 19.9mA, OVP = 35.2V

SYNC MASTER=VEMURI K191 SYNC DATE=02/09/2009
LCD Backlight Driver (MC34845)

Apple Inc.
051-7982
C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
97 OF 109 SHEETS
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE LCD Backlight Support			
Apple Inc.		CREATING NUMBER 051-7982	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		BRANCH	PAGE 98 OF 109
IV ALL RIGHTS RESERVED		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

CPU/FSB Constraints

Apple Inc.

CREATION NUMBER: 051-7982
REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE 100 OF 109 SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_450	*	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	+STANDARD	+STANDARD
MEM_450_VDD	*	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	+STANDARD	+STANDARD
MEM_750	*	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF
MEM_750_VDD	*	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF	+70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	+411_SPACING	7
MEM_CTRL2CTRL	*	+211_SPACING	7
MEM_CTRL2MEM	*	+2511_SPACING	7
MEM_CMD2CMD	*	+1511_SPACING	7
MEM_CMD2MEM	*	+311_SPACING	7
MEM_DATA2DATA	*	+1511_SPACING	7
MEM_DATA2MEM	*	+311_SPACING	7
MEM_DQS2MEM	*	+311_SPACING	7
MEM_OTHER	*	25 MIL	7

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2CMD
MEM_CMD	MEM_DQS	*	MEM_CMD2CMD
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_CLK	*	MEM_DATA2DATA
MEM_DATA	MEM_CTRL	*	MEM_DATA2DATA
MEM_DATA	MEM_CMD	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2DATA
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric. DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric. DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	+STANDARD	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	7

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	PROPERTY	VALUE
MEM_A_CLK_P<5..0>	MEM_750_VDD	MEM_CLK	MEM_A_CLK_P<5..0>	15 27
MEM_A_CLK_N<5..0>	MEM_750_VDD	MEM_CLK	MEM_A_CLK_N<5..0>	15 27
MEM_A_CKE<3..0>	MEM_450_VDD	MEM_CTRL	MEM_A_CKE<3..0>	15 27
MEM_A_CS_#<3..0>	MEM_450_VDD	MEM_CTRL	MEM_A_CS_#<3..0>	15 27
MEM_A_ODT<3..0>	MEM_450_VDD	MEM_CTRL	MEM_A_ODT<3..0>	15 27
MEM_A_A<14..0>	MEM_450_VDD	MEM_CMD	MEM_A_A<14..0>	15 27
MEM_A_BA<2..0>	MEM_450_VDD	MEM_CMD	MEM_A_BA<2..0>	15 27
MEM_A_BAS_#	MEM_450_VDD	MEM_CMD	MEM_A_BAS_#	15 27
MEM_A_CAS_#	MEM_450_VDD	MEM_CMD	MEM_A_CAS_#	15 27
MEM_A_WE_#	MEM_450_VDD	MEM_CMD	MEM_A_WE_#	15 27
MEM_A_DQ<7..0>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<7..0>	15 27
MEM_A_DQ<15..8>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<15..8>	15 27
MEM_A_DQ<23..16>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<23..16>	15 27
MEM_A_DQ<31..24>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<31..24>	15 27
MEM_A_DQ<39..32>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<39..32>	15 27
MEM_A_DQ<47..40>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<47..40>	15 27
MEM_A_DQ<55..48>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<55..48>	15 27
MEM_A_DQ<63..56>	MEM_450_VDD	MEM_DATA	MEM_A_DQ<63..56>	15 27
MEM_A_DM<0>	MEM_450_VDD	MEM_DATA	MEM_A_DM<0>	15 27
MEM_A_DM<1>	MEM_450_VDD	MEM_DATA	MEM_A_DM<1>	15 27
MEM_A_DM<2>	MEM_450_VDD	MEM_DATA	MEM_A_DM<2>	15 27
MEM_A_DM<3>	MEM_450_VDD	MEM_DATA	MEM_A_DM<3>	15 27
MEM_A_DM<4>	MEM_450_VDD	MEM_DATA	MEM_A_DM<4>	15 27
MEM_A_DM<5>	MEM_450_VDD	MEM_DATA	MEM_A_DM<5>	15 27
MEM_A_DM<6>	MEM_450_VDD	MEM_DATA	MEM_A_DM<6>	15 27
MEM_A_DM<7>	MEM_450_VDD	MEM_DATA	MEM_A_DM<7>	15 27
MEM_B_DQS_P<0>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<0>	15 27
MEM_B_DQS_N<0>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<0>	15 27
MEM_B_DQS_P<1>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<1>	15 27
MEM_B_DQS_N<1>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<1>	15 27
MEM_B_DQS_P<2>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<2>	15 27
MEM_B_DQS_N<2>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<2>	15 27
MEM_B_DQS_P<3>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<3>	15 27
MEM_B_DQS_N<3>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<3>	15 27
MEM_B_DQS_P<4>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<4>	15 27
MEM_B_DQS_N<4>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<4>	15 27
MEM_B_DQS_P<5>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<5>	15 27
MEM_B_DQS_N<5>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<5>	15 27
MEM_B_DQS_P<6>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<6>	15 27
MEM_B_DQS_N<6>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<6>	15 27
MEM_B_DQS_P<7>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<7>	15 27
MEM_B_DQS_N<7>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<7>	15 27
MEM_B_CLK_P<5..0>	MEM_750_VDD	MEM_CLK	MEM_B_CLK_P<5..0>	15 28
MEM_B_CLK_N<5..0>	MEM_750_VDD	MEM_CLK	MEM_B_CLK_N<5..0>	15 28
MEM_B_CKE<3..0>	MEM_450_VDD	MEM_CTRL	MEM_B_CKE<3..0>	15 28
MEM_B_CS_#<3..0>	MEM_450_VDD	MEM_CTRL	MEM_B_CS_#<3..0>	15 28
MEM_B_ODT<3..0>	MEM_450_VDD	MEM_CTRL	MEM_B_ODT<3..0>	15 28
MEM_B_A<14..0>	MEM_450_VDD	MEM_CMD	MEM_B_A<14..0>	15 28
MEM_B_BA<2..0>	MEM_450_VDD	MEM_CMD	MEM_B_BA<2..0>	15 28
MEM_B_BAS_#	MEM_450_VDD	MEM_CMD	MEM_B_BAS_#	15 28
MEM_B_CAS_#	MEM_450_VDD	MEM_CMD	MEM_B_CAS_#	15 28
MEM_B_WE_#	MEM_450_VDD	MEM_CMD	MEM_B_WE_#	15 28
MEM_B_DQ<7..0>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<7..0>	15 28
MEM_B_DQ<15..8>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<15..8>	15 28
MEM_B_DQ<23..16>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<23..16>	15 28
MEM_B_DQ<31..24>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<31..24>	15 28
MEM_B_DQ<39..32>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<39..32>	15 28
MEM_B_DQ<47..40>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<47..40>	15 28
MEM_B_DQ<55..48>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<55..48>	15 28
MEM_B_DQ<63..56>	MEM_450_VDD	MEM_DATA	MEM_B_DQ<63..56>	15 28
MEM_B_DM<0>	MEM_450_VDD	MEM_DATA	MEM_B_DM<0>	15 28
MEM_B_DM<1>	MEM_450_VDD	MEM_DATA	MEM_B_DM<1>	15 28
MEM_B_DM<2>	MEM_450_VDD	MEM_DATA	MEM_B_DM<2>	15 28
MEM_B_DM<3>	MEM_450_VDD	MEM_DATA	MEM_B_DM<3>	15 28
MEM_B_DM<4>	MEM_450_VDD	MEM_DATA	MEM_B_DM<4>	15 28
MEM_B_DM<5>	MEM_450_VDD	MEM_DATA	MEM_B_DM<5>	15 28
MEM_B_DM<6>	MEM_450_VDD	MEM_DATA	MEM_B_DM<6>	15 28
MEM_B_DM<7>	MEM_450_VDD	MEM_DATA	MEM_B_DM<7>	15 28
MEM_B_DQS_P<0>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<0>	15 28
MEM_B_DQS_N<0>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<0>	15 28
MEM_B_DQS_P<1>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<1>	15 28
MEM_B_DQS_N<1>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<1>	15 28
MEM_B_DQS_P<2>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<2>	15 28
MEM_B_DQS_N<2>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<2>	15 28
MEM_B_DQS_P<3>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<3>	15 28
MEM_B_DQS_N<3>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<3>	15 28
MEM_B_DQS_P<4>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<4>	15 28
MEM_B_DQS_N<4>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<4>	15 28
MEM_B_DQS_P<5>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<5>	15 28
MEM_B_DQS_N<5>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<5>	15 28
MEM_B_DQS_P<6>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<6>	15 28
MEM_B_DQS_N<6>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<6>	15 28
MEM_B_DQS_P<7>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_P<7>	15 28
MEM_B_DQS_N<7>	MEM_750_VDD	MEM_DQS	MEM_B_DQS_N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_GND	16

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

Memory Constraints

Apple Inc.	DRAWING NUMBER 051-7982	REVISION C.0.0
------------	----------------------------	-------------------

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 SHEET 101 OF 109
 CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

www.laptop-schematics.com

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_800	*	+100_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF
CLK_PCIE_1000	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIEX	*	+3x_DIELECTRIC	?	PCIEX	TOP_BOTTOM	+4x_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				
MCP_PEX_COMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

www.laptop-schematics.com

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_1000	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
LVDS_1000	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	+STANDARD	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?	DISPLAYPORT	TOP_BOTTOM	+4x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?	LVDS	TOP_BOTTOM	+4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 Displayport/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 Displayport AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/Displayport/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_1000	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
SATA_800_800	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	+4x_DIELECTRIC	?	SATA	TOP_BOTTOM	+3x_DIELECTRIC	?
SATA_TEMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

www.laptop-schematics.com

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCIEX_800	PCIEX_800	PCIEX_800	PCIEX MINI_820_P	30
PCIEX_800	PCIEX_800	PCIEX_800	PCIEX MINI_820_N	30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX MINI_820_C_P	17 30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX MINI_820_C_N	17 30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX MINI_828_P	17 30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX MINI_828_N	17 30
PCIEX_800	PCIEX_800	PCIEX_800	PCIEX FW_820_P	
PCIEX_800	PCIEX_800	PCIEX_800	PCIEX FW_820_N	
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX FW_820_C_P	9 17
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX FW_820_C_N	9 17
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX FW_828_P	9 17
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX FW_828_N	9 17
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX FW_828_C_P	9 17
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX FW_828_C_N	9 17
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX CLK100M_MINI_P	17 30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX CLK100M_MINI_N	17 30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX CLK100M_MINI_CONN_P	7 30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX CLK100M_MINI_CONN_N	7 30
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX CLK100M_FC_P	
PCIEX_800_800	PCIEX_800	PCIEX_800	PCIEX CLK100M_FC_N	
PCIEX_800	PCIEX_800	PCIEX_800	CONN_PCIE_MINI_820_P	7 30
PCIEX_800	PCIEX_800	PCIEX_800	CONN_PCIE_MINI_820_N	7 30
PCIEX_800	PCIEX_800	PCIEX_800	CONN_PCIE_MINI_828_P	7 30
PCIEX_800	PCIEX_800	PCIEX_800	CONN_PCIE_MINI_828_N	7 30
MCP_PEX_CLK_COMP	MCP_PEX_CLK_COMP	MCP_PEX_CLK_COMP	MCP PEX CLK COMP	17
TMDS_IG_TXC	TMDS_IG_TXC	TMDS_IG_TXC	TMDS IG_TXC_P	
TMDS_IG_TXC	TMDS_IG_TXC	TMDS_IG_TXC	TMDS IG_TXC_N	
TMDS_IG_TXD	TMDS_IG_TXD	TMDS_IG_TXD	TMDS IG_TXD_P#2_0>	
TMDS_IG_TXD	TMDS_IG_TXD	TMDS_IG_TXD	TMDS IG_TXD_N#2_0>	
DP_MI_P#3_0>	DP_MI_P#3_0>	DP_MI_P#3_0>	DP MI_P#3_0>	66 67
DP_MI_C#3_0>	DP_MI_C#3_0>	DP_MI_C#3_0>	DP MI_C#3_0>	67
DP_MI_N#3_0>	DP_MI_N#3_0>	DP_MI_N#3_0>	DP MI_N#3_0>	66 67
DP_MI_C#3_0>	DP_MI_C#3_0>	DP_MI_C#3_0>	DP MI_C#3_0>	67
DP_AUX_CH	DP_AUX_CH	DP_AUX_CH	DP IG_AUX_CH_P	18 66
DP_AUX_CH	DP_AUX_CH	DP_AUX_CH	DP IG_AUX_CH_N	18 66
DP_AUX_CH_SW_P	DP_AUX_CH_SW_P	DP_AUX_CH_SW_P	DP_AUX_CH_SW_P	66
DP_AUX_CH_SW_N	DP_AUX_CH_SW_N	DP_AUX_CH_SW_N	DP_AUX_CH_SW_N	66
DP_AUX_CH_C_P	DP_AUX_CH_C_P	DP_AUX_CH_C_P	DP_AUX_CH_C_P	66 67
DP_AUX_CH_C_N	DP_AUX_CH_C_N	DP_AUX_CH_C_N	DP_AUX_CH_C_N	66 67
MCP_HDMI_RESET	MCP_HDMI_RESET	MCP_HDMI_RESET	MCP HDMI RESET	18 24
MCP_HDMI_VPROBE	MCP_HDMI_VPROBE	MCP_HDMI_VPROBE	MCP HDMI VPROBE	18 24
LVDS_IG_A_CLK_P	LVDS_IG_A_CLK_P	LVDS_IG_A_CLK_P	LVDS IG_A_CLK_P	18 65
LVDS_IG_A_CLK_P	LVDS_IG_A_CLK_P	LVDS_IG_A_CLK_P	LVDS IG_A_CLK_P_P	7 65
LVDS_IG_A_CLK_N	LVDS_IG_A_CLK_N	LVDS_IG_A_CLK_N	LVDS IG_A_CLK_N	18 65
LVDS_IG_A_CLK_P#2_0>	LVDS_IG_A_CLK_P#2_0>	LVDS_IG_A_CLK_P#2_0>	LVDS IG_A_CLK_P#2_0>	7 18 65
LVDS_IG_A_DATA	LVDS_IG_A_DATA	LVDS_IG_A_DATA	LVDS IG_A_DATA#2_0>	7 18 65
DP_MI_CONN_P#3_0>	DP_MI_CONN_P#3_0>	DP_MI_CONN_P#3_0>	DP MI_CONN_P#3_0>	67
DP_MI_CONN_N#3_0>	DP_MI_CONN_N#3_0>	DP_MI_CONN_N#3_0>	DP MI_CONN_N#3_0>	67
MCP_IPPAR_RESET	MCP_IPPAR_RESET	MCP_IPPAR_RESET	MCP IPPAR RESET	18 24
MCP_IPPAR_VPROBE	MCP_IPPAR_VPROBE	MCP_IPPAR_VPROBE	MCP IPPAR VPROBE	18 24
SATA_HDD_820_C_P	SATA_HDD_820_C_P	SATA_HDD_820_C_P	SATA HDD_820_C_P	20 34
SATA_HDD_820_C_N	SATA_HDD_820_C_N	SATA_HDD_820_C_N	SATA HDD_820_C_N	20 34
SATA_HDD_820_P	SATA_HDD_820_P	SATA_HDD_820_P	SATA HDD_820_P	7 34
SATA_HDD_820_N	SATA_HDD_820_N	SATA_HDD_820_N	SATA HDD_820_N	7 34
SATA_HDD_820_UP_P	SATA_HDD_820_UP_P	SATA_HDD_820_UP_P	SATA HDD_820_UP_P	34
SATA_HDD_820_UP_N	SATA_HDD_820_UP_N	SATA_HDD_820_UP_N	SATA HDD_820_UP_N	34
SATA_HDD_028_P	SATA_HDD_028_P	SATA_HDD_028_P	SATA HDD_028_P	20 34
SATA_HDD_028_N	SATA_HDD_028_N	SATA_HDD_028_N	SATA HDD_028_N	20 34
SATA_HDD_028_C_P	SATA_HDD_028_C_P	SATA_HDD_028_C_P	SATA HDD_028_C_P	7 34
SATA_HDD_028_C_N	SATA_HDD_028_C_N	SATA_HDD_028_C_N	SATA HDD_028_C_N	7 34
SATA_HDD_028_UP_P	SATA_HDD_028_UP_P	SATA_HDD_028_UP_P	SATA HDD_028_UP_P	34
SATA_HDD_028_UP_N	SATA_HDD_028_UP_N	SATA_HDD_028_UP_N	SATA HDD_028_UP_N	34
SATA_ODD_820_C_P	SATA_ODD_820_C_P	SATA_ODD_820_C_P	SATA ODD_820_C_P	20 34
SATA_ODD_820_C_N	SATA_ODD_820_C_N	SATA_ODD_820_C_N	SATA ODD_820_C_N	20 34
SATA_ODD_820_P	SATA_ODD_820_P	SATA_ODD_820_P	SATA ODD_820_P	7 34
SATA_ODD_820_N	SATA_ODD_820_N	SATA_ODD_820_N	SATA ODD_820_N	7 34
SATA_ODD_820_UP_P	SATA_ODD_820_UP_P	SATA_ODD_820_UP_P	SATA ODD_820_UP_P	34
SATA_ODD_820_UP_N	SATA_ODD_820_UP_N	SATA_ODD_820_UP_N	SATA ODD_820_UP_N	34
SATA_ODD_028_P	SATA_ODD_028_P	SATA_ODD_028_P	SATA ODD_028_P	20 34
SATA_ODD_028_N	SATA_ODD_028_N	SATA_ODD_028_N	SATA ODD_028_N	20 34
SATA_ODD_028_C_P	SATA_ODD_028_C_P	SATA_ODD_028_C_P	SATA ODD_028_C_P	7 34
SATA_ODD_028_C_N	SATA_ODD_028_C_N	SATA_ODD_028_C_N	SATA ODD_028_C_N	7 34
SATA_ODD_028_UP_P	SATA_ODD_028_UP_P	SATA_ODD_028_UP_P	SATA ODD_028_UP_P	34
SATA_ODD_028_UP_N	SATA_ODD_028_UP_N	SATA_ODD_028_UP_N	SATA ODD_028_UP_N	34
MCP_SATA_TEMP	MCP_SATA_TEMP	MCP_SATA_TEMP	MCP SATA TEMP	20

SYNC MASTER=K24 MLB SYNC DATE=03/30/2009

MCP Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CREATING NUMBER: 051-7982
 REVISION: C.0.0
 PAGE: 102 OF 109
 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8

7

6

5

4

3


2

1

www.laptop-schematics.com

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																											
D	PCI Bus Constraints																																																																																																																																																																																																																																																																																																																																																																		
	<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW ROUTE ON LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>PCI_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> <tr> <td>CLK_PCI_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD	CLK_PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																			
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																											
	PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																											
	CLK_PCI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																											
	<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>PCI</td> <td>*</td> <td>+STANDARD</td> <td>?</td> </tr> <tr> <td>CLK_PCI</td> <td>*</td> <td>8 MIL</td> <td>?</td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	PCI	*	+STANDARD	?	CLK_PCI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																															
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																															
	PCI	*	+STANDARD	?																																																																																																																																																																																																																																																																																																																																																															
	CLK_PCI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																															
	SOURCE: MCF79 Interface DG (DG-03328-001_v0d), Section 2.8.																																																																																																																																																																																																																																																																																																																																																																		
LPC Bus Constraints																																																																																																																																																																																																																																																																																																																																																																			
<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW ROUTE ON LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>LPC_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> <tr> <td>CLK_LPC_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD	CLK_LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																				
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																												
LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																												
CLK_LPC_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																												
<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>LPC</td> <td>*</td> <td>8 MIL</td> <td>?</td> </tr> <tr> <td>CLK_LPC</td> <td>*</td> <td>8 MIL</td> <td>?</td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	LPC	*	8 MIL	?	CLK_LPC	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																
LPC	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																
CLK_LPC	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																
SOURCE: MCF79 Interface DG (DG-03328-001_v0d), Section 2.9.1.																																																																																																																																																																																																																																																																																																																																																																			
C	USB 2.0 Interface Constraints																																																																																																																																																																																																																																																																																																																																																																		
	<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW ROUTE ON LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>WDR_USB_20IAS</td> <td>*</td> <td>+STANDARD</td> <td>8 MIL</td> <td>8 MIL</td> <td>+STANDARD</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> <tr> <td>USB_90D</td> <td>*</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	WDR_USB_20IAS	*	+STANDARD	8 MIL	8 MIL	+STANDARD	+STANDARD	+STANDARD	USB_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF																																																																																																																																																																																																																																																																																																																																			
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																											
	WDR_USB_20IAS	*	+STANDARD	8 MIL	8 MIL	+STANDARD	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																											
	USB_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																											
	<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>USB</td> <td>*</td> <td>+2x_DIELECTRIC</td> <td>?</td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	USB	*	+2x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																			
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																															
	USB	*	+2x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																															
	SOURCE: MCF79 Interface DG (DG-03328-001_v0d), Section 2.10.1.																																																																																																																																																																																																																																																																																																																																																																		
	SMBus Interface Constraints																																																																																																																																																																																																																																																																																																																																																																		
<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW ROUTE ON LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>SMB_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	SMB_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																												
SMB_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																												
<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>SMB</td> <td>*</td> <td>+2x_DIELECTRIC</td> <td>?</td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SMB	*	+2x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																
SMB	*	+2x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																
SOURCE: MCF79 Interface DG (DG-03328-001_v0d), Section 2.11.1.																																																																																																																																																																																																																																																																																																																																																																			
B	HD Audio Interface Constraints																																																																																																																																																																																																																																																																																																																																																																		
	<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW ROUTE ON LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>HDA_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	HDA_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																											
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																											
	HDA_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																											
	<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>HDA</td> <td>*</td> <td>+2x_DIELECTRIC</td> <td>?</td> </tr> <tr> <td>MCP_HDA_COMP</td> <td>*</td> <td>8 MIL</td> <td>?</td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	HDA	*	+2x_DIELECTRIC	?	MCP_HDA_COMP	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																															
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																															
	HDA	*	+2x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																															
	MCP_HDA_COMP	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																															
	SOURCE: MCF79 Interface DG (DG-03328-001_v0d), Section 2.12.1.																																																																																																																																																																																																																																																																																																																																																																		
	A	SIO Signal Constraints																																																																																																																																																																																																																																																																																																																																																																	
<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW ROUTE ON LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>CLK_SLOW_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	CLK_SLOW_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																											
CLK_SLOW_550		*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																											
<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>CLK_SLOW</td> <td>*</td> <td>8 MIL</td> <td>?</td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_SLOW	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																				
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																															
CLK_SLOW		*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																															
SOURCE: MCF79 Interface DG (DG-03328-001_v0d), Section 2.13.																																																																																																																																																																																																																																																																																																																																																																			
SPI Interface Constraints																																																																																																																																																																																																																																																																																																																																																																			
<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW ROUTE ON LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>SPI_550</td> <td>*</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+55_OHM_SE</td> <td>+STANDARD</td> <td>+STANDARD</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	SPI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																												
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																												
SPI_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD																																																																																																																																																																																																																																																																																																																																																												
<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>SPI</td> <td>*</td> <td>8 MIL</td> <td>?</td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																
SPI	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																
SOURCE: MCF79 Interface DG (DG-03328-001_v0d), Section 2.14.																																																																																																																																																																																																																																																																																																																																																																			
<table border="1"> <thead> <tr> <th>ELECTRICAL_CONSTRAINT_SET</th> <th>PHYSICAL</th> <th>REF_TYPE</th> <th>REACTED</th> </tr> </thead> <tbody> <tr><td>MCP_DEBIUS<7..0></td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_AR<23..8></td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_AR<24></td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_AR<31..25></td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_PAR</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_C_BE_4<3..0></td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_TRDY_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_DEVSSEL_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_PERR_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_ERRR_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_STOP_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_TRDY_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_FRMSE_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_REQ0_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_CMT0_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_FRO0_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_INT0_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_INT1_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_INT2_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_INT3_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_INT4_L</td><td>PCI_550</td><td>PCI</td><td></td></tr> <tr><td>PCI_CLK31M_MCP_R</td><td>CLK_PCI_550</td><td>CLK_PCI</td><td></td></tr> <tr><td>PCI_CLK31M_MCP</td><td>CLK_PCI_550</td><td>CLK_PCI</td><td></td></tr> <tr><td>LPC_AR<3..0></td><td>LPC_550</td><td>LPC</td><td></td></tr> <tr><td>LPC_FRAME_L</td><td>LPC_550</td><td>LPC</td><td></td></tr> <tr><td>LPC_RESET_L</td><td>LPC_550</td><td>LPC</td><td></td></tr> <tr><td>LPC_CLK31M_SMC_R</td><td>CLK_LPC_550</td><td>CLK_LPC</td><td></td></tr> <tr><td>LPC_CLK31M_SMC</td><td>CLK_LPC_550</td><td>CLK_LPC</td><td></td></tr> <tr><td>LPC_CLK31M_LPCPLUS</td><td>CLK_LPC_550</td><td>CLK_LPC</td><td></td></tr> <tr><td>USB_EXTA_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_EXTA_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_EXTA_MIXED_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_EXTA_MIXED_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>CONN_USB_EXTA_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>CONN_USB_EXTA_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_CAMERA_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_CAMERA_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_CAMERA_CONN_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_CAMERA_CONN_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_BT_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_BT_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>CONN_USB2_BT_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>CONN_USB2_BT_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_TPAD_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_TPAD_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_TPAD_R_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_TPAD_R_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_IR_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_IR_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_EXTB_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_EXTB_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>CONN_USB_EXTB_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>CONN_USB_EXTB_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_CARDREADER_P</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>USB_CARDREADER_N</td><td>USB_550</td><td>USB</td><td></td></tr> <tr><td>MCP_USB_20IAS</td><td>MCP_USB_20IAS</td><td></td><td></td></tr> <tr><td>SMBUS_MCP_0_CLK</td><td>SMB_550</td><td>SMB</td><td></td></tr> <tr><td>SMBUS_MCP_0_DATA</td><td>SMB_550</td><td>SMB</td><td></td></tr> <tr><td>SMBUS_MCP_1_CLK</td><td>SMB_550</td><td>SMB</td><td></td></tr> <tr><td>SMBUS_MCP_1_DATA</td><td>SMB_550</td><td>SMB</td><td></td></tr> <tr><td>HDA_BIT_CLK</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_BIT_CLK_R</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_SYNC</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_SYNC_R</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_RST_E_L</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_RST_L</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_RSTING</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_SDIH_CODEC</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_SDOOUT</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>HDA_SDOOUT_R</td><td>HDA_550</td><td>HDA</td><td></td></tr> <tr><td>MCP_HDA_PULLUP_COMP</td><td>MCP_HDA_COMP</td><td></td><td></td></tr> <tr><td>SM_CLK31K_SMCCLK_R</td><td>CLK_SLOW_550</td><td>CLK_SLOW</td><td></td></tr> <tr><td>SM_CLK31K_SMCCLK</td><td>CLK_SLOW_550</td><td>CLK_SLOW</td><td></td></tr> <tr><td>SPI_CLK_R</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_CLK</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_ALT_CLK</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_MOSI_R</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_MOSI</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_ALT_MOSI</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_MISO</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_MISO_R</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_ALT_MISO</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_CSD_E_L</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_CSD_L</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_CSI_E_L</td><td>SPI_550</td><td>SPI</td><td></td></tr> <tr><td>SPI_CSI_E_L_USB_MLB</td><td>SPI_550</td><td>SPI</td><td></td></tr> </tbody> </table>								ELECTRICAL_CONSTRAINT_SET	PHYSICAL	REF_TYPE	REACTED	MCP_DEBIUS<7..0>	PCI_550	PCI		PCI_AR<23..8>	PCI_550	PCI		PCI_AR<24>	PCI_550	PCI		PCI_AR<31..25>	PCI_550	PCI		PCI_PAR	PCI_550	PCI		PCI_C_BE_4<3..0>	PCI_550	PCI		PCI_TRDY_L	PCI_550	PCI		PCI_DEVSSEL_L	PCI_550	PCI		PCI_PERR_L	PCI_550	PCI		PCI_ERRR_L	PCI_550	PCI		PCI_STOP_L	PCI_550	PCI		PCI_TRDY_L	PCI_550	PCI		PCI_FRMSE_L	PCI_550	PCI		PCI_REQ0_L	PCI_550	PCI		PCI_CMT0_L	PCI_550	PCI		PCI_FRO0_L	PCI_550	PCI		PCI_INT0_L	PCI_550	PCI		PCI_INT1_L	PCI_550	PCI		PCI_INT2_L	PCI_550	PCI		PCI_INT3_L	PCI_550	PCI		PCI_INT4_L	PCI_550	PCI		PCI_CLK31M_MCP_R	CLK_PCI_550	CLK_PCI		PCI_CLK31M_MCP	CLK_PCI_550	CLK_PCI		LPC_AR<3..0>	LPC_550	LPC		LPC_FRAME_L	LPC_550	LPC		LPC_RESET_L	LPC_550	LPC		LPC_CLK31M_SMC_R	CLK_LPC_550	CLK_LPC		LPC_CLK31M_SMC	CLK_LPC_550	CLK_LPC		LPC_CLK31M_LPCPLUS	CLK_LPC_550	CLK_LPC		USB_EXTA_P	USB_550	USB		USB_EXTA_N	USB_550	USB		USB_EXTA_MIXED_P	USB_550	USB		USB_EXTA_MIXED_N	USB_550	USB		CONN_USB_EXTA_P	USB_550	USB		CONN_USB_EXTA_N	USB_550	USB		USB_CAMERA_P	USB_550	USB		USB_CAMERA_N	USB_550	USB		USB_CAMERA_CONN_P	USB_550	USB		USB_CAMERA_CONN_N	USB_550	USB		USB_BT_P	USB_550	USB		USB_BT_N	USB_550	USB		CONN_USB2_BT_P	USB_550	USB		CONN_USB2_BT_N	USB_550	USB		USB_TPAD_P	USB_550	USB		USB_TPAD_N	USB_550	USB		USB_TPAD_R_P	USB_550	USB		USB_TPAD_R_N	USB_550	USB		USB_IR_P	USB_550	USB		USB_IR_N	USB_550	USB		USB_EXTB_P	USB_550	USB		USB_EXTB_N	USB_550	USB		CONN_USB_EXTB_P	USB_550	USB		CONN_USB_EXTB_N	USB_550	USB		USB_CARDREADER_P	USB_550	USB		USB_CARDREADER_N	USB_550	USB		MCP_USB_20IAS	MCP_USB_20IAS			SMBUS_MCP_0_CLK	SMB_550	SMB		SMBUS_MCP_0_DATA	SMB_550	SMB		SMBUS_MCP_1_CLK	SMB_550	SMB		SMBUS_MCP_1_DATA	SMB_550	SMB		HDA_BIT_CLK	HDA_550	HDA		HDA_BIT_CLK_R	HDA_550	HDA		HDA_SYNC	HDA_550	HDA		HDA_SYNC_R	HDA_550	HDA		HDA_RST_E_L	HDA_550	HDA		HDA_RST_L	HDA_550	HDA		HDA_RSTING	HDA_550	HDA		HDA_SDIH_CODEC	HDA_550	HDA		HDA_SDOOUT	HDA_550	HDA		HDA_SDOOUT_R	HDA_550	HDA		MCP_HDA_PULLUP_COMP	MCP_HDA_COMP			SM_CLK31K_SMCCLK_R	CLK_SLOW_550	CLK_SLOW		SM_CLK31K_SMCCLK	CLK_SLOW_550	CLK_SLOW		SPI_CLK_R	SPI_550	SPI		SPI_CLK	SPI_550	SPI		SPI_ALT_CLK	SPI_550	SPI		SPI_MOSI_R	SPI_550	SPI		SPI_MOSI	SPI_550	SPI		SPI_ALT_MOSI	SPI_550	SPI		SPI_MISO	SPI_550	SPI		SPI_MISO_R	SPI_550	SPI		SPI_ALT_MISO	SPI_550	SPI		SPI_CSD_E_L	SPI_550	SPI		SPI_CSD_L	SPI_550	SPI		SPI_CSI_E_L	SPI_550	SPI		SPI_CSI_E_L_USB_MLB	SPI_550	SPI	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	REF_TYPE	REACTED																																																																																																																																																																																																																																																																																																																																																																
MCP_DEBIUS<7..0>	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_AR<23..8>	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_AR<24>	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_AR<31..25>	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_PAR	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_C_BE_4<3..0>	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_TRDY_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_DEVSSEL_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_PERR_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_ERRR_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_STOP_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_TRDY_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_FRMSE_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_REQ0_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_CMT0_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_FRO0_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_INT0_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_INT1_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_INT2_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_INT3_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_INT4_L	PCI_550	PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_CLK31M_MCP_R	CLK_PCI_550	CLK_PCI																																																																																																																																																																																																																																																																																																																																																																	
PCI_CLK31M_MCP	CLK_PCI_550	CLK_PCI																																																																																																																																																																																																																																																																																																																																																																	
LPC_AR<3..0>	LPC_550	LPC																																																																																																																																																																																																																																																																																																																																																																	
LPC_FRAME_L	LPC_550	LPC																																																																																																																																																																																																																																																																																																																																																																	
LPC_RESET_L	LPC_550	LPC																																																																																																																																																																																																																																																																																																																																																																	
LPC_CLK31M_SMC_R	CLK_LPC_550	CLK_LPC																																																																																																																																																																																																																																																																																																																																																																	
LPC_CLK31M_SMC	CLK_LPC_550	CLK_LPC																																																																																																																																																																																																																																																																																																																																																																	
LPC_CLK31M_LPCPLUS	CLK_LPC_550	CLK_LPC																																																																																																																																																																																																																																																																																																																																																																	
USB_EXTA_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_EXTA_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_EXTA_MIXED_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_EXTA_MIXED_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
CONN_USB_EXTA_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
CONN_USB_EXTA_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_CAMERA_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_CAMERA_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_CAMERA_CONN_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_CAMERA_CONN_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_BT_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_BT_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
CONN_USB2_BT_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
CONN_USB2_BT_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_TPAD_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_TPAD_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_TPAD_R_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_TPAD_R_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_IR_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_IR_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_EXTB_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_EXTB_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
CONN_USB_EXTB_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
CONN_USB_EXTB_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_CARDREADER_P	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
USB_CARDREADER_N	USB_550	USB																																																																																																																																																																																																																																																																																																																																																																	
MCP_USB_20IAS	MCP_USB_20IAS																																																																																																																																																																																																																																																																																																																																																																		
SMBUS_MCP_0_CLK	SMB_550	SMB																																																																																																																																																																																																																																																																																																																																																																	
SMBUS_MCP_0_DATA	SMB_550	SMB																																																																																																																																																																																																																																																																																																																																																																	
SMBUS_MCP_1_CLK	SMB_550	SMB																																																																																																																																																																																																																																																																																																																																																																	
SMBUS_MCP_1_DATA	SMB_550	SMB																																																																																																																																																																																																																																																																																																																																																																	
HDA_BIT_CLK	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_BIT_CLK_R	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_SYNC	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_SYNC_R	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_RST_E_L	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_RST_L	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_RSTING	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_SDIH_CODEC	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_SDOOUT	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
HDA_SDOOUT_R	HDA_550	HDA																																																																																																																																																																																																																																																																																																																																																																	
MCP_HDA_PULLUP_COMP	MCP_HDA_COMP																																																																																																																																																																																																																																																																																																																																																																		
SM_CLK31K_SMCCLK_R	CLK_SLOW_550	CLK_SLOW																																																																																																																																																																																																																																																																																																																																																																	
SM_CLK31K_SMCCLK	CLK_SLOW_550	CLK_SLOW																																																																																																																																																																																																																																																																																																																																																																	
SPI_CLK_R	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_CLK	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_ALT_CLK	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_MOSI_R	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_MOSI	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_ALT_MOSI	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_MISO	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_MISO_R	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_ALT_MISO	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_CSD_E_L	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_CSD_L	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_CSI_E_L	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	
SPI_CSI_E_L_USB_MLB	SPI_550	SPI																																																																																																																																																																																																																																																																																																																																																																	

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP Constraints 2		CREATION NUMBER	1122
Apple Inc.		051-7982	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	103 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	+STANDARD	7.5 MIL	7.5 MIL	+STANDARD	+STANDARD	+STANDARD
ENET_MII_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	+111_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	IMPACTED
ENET_MII_COMP_VDD	MCP_MII_COMP	MCP_MII_COMP_VDD	18
ENET_MII_COMP_GND	MCP_MII_COMP	MCP_MII_COMP_GND	18
MCP_CLK25M_BUF0_R	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	18 31
RTL6211_CLK25M_CRYSTAL1	MCP_CLK25M_CLK	RTL6211_CLK25M_CRYSTAL1	18 31
ENET_INT0_L	ENET_MII_550	ENET_INT0_L	18 31
ENET_MDI0	ENET_MII_550	ENET_MDI0	18 31
ENET_MD0	ENET_MII_550	ENET_MD0	18 31
ENET_MDC	ENET_MII_550	ENET_MDC	18 31
ENET_PRR00N0_L	ENET_MII_550	ENET_PRR00N0_L	18 31
ENET_CLK125M_RXCLK_R	ENET_MII_550	ENET_CLK125M_RXCLK_R	31
ENET_CLK125M_RXCLK_L	ENET_MII_550	ENET_CLK125M_RXCLK_L	31
ENET_RXD<0>	ENET_MII_550	ENET_RXD<0>	31
ENET_RXD<1>	ENET_MII_550	ENET_RXD<1>	31
ENET_RXD<2>	ENET_MII_550	ENET_RXD<2>	31
ENET_RXD<3>	ENET_MII_550	ENET_RXD<3>	31
ENET_RX_CTRL	ENET_MII_550	ENET_RX_CTRL	31
ENET_RXCTL0_B	ENET_MII_550	ENET_RXCTL0_B	31
ENET_CLK125M_TXCLK_R	ENET_MII_550	ENET_CLK125M_TXCLK_R	31
ENET_CLK125M_TXCLK_L	ENET_MII_550	ENET_CLK125M_TXCLK_L	31
ENET_TXD<0>	ENET_MII_550	ENET_TXD<0>	31
ENET_TXD<1>	ENET_MII_550	ENET_TXD<1>	31
ENET_TXD<2>	ENET_MII_550	ENET_TXD<2>	31
ENET_TXD<3>	ENET_MII_550	ENET_TXD<3>	31
ENET_TX_CTRL	ENET_MII_550	ENET_TX_CTRL	31
ENET_RESET_L	ENET_MII_550	ENET_RESET_L	18 31
ENET_MDI_P<3>	ENET_MII_100	ENET_MDI_P<3>	31 33
ENET_MDI_N<3>	ENET_MII_100	ENET_MDI_N<3>	31 33
ENET_MDI_TRAN_P<3>	ENET_MII_100	ENET_MDI_TRAN_P<3>	33
ENET_MDI_TRAN_N<3>	ENET_MII_100	ENET_MDI_TRAN_N<3>	33

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

Ethernet Constraints

Apple Inc. 051-7982 D


REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE 104 OF 109 SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

www.laptop-schematics.com



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1701_DIFFPAIR	*	*STANDARD	*STANDARD	*STANDARD	*STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SMC_A_03_SCL	SMC_A03	SMC_A_03_SCL	7 39
SMC_A_03_SDA	SMC_A03	SMC_A_03_SDA	7 39
SMC_B_03_SCL	SMC_B03	SMC_B_03_SCL	39
SMC_B_03_SDA	SMC_B03	SMC_B_03_SDA	39
SMC_C_03_SCL	SMC_C03	SMC_C_03_SCL	39
SMC_C_03_SDA	SMC_C03	SMC_C_03_SDA	39
SMC_D_03_SCL	SMC_D03	SMC_D_03_SCL	39
SMC_D_03_SDA	SMC_D03	SMC_D_03_SDA	39
SMC_B0A_SCL	SMC_B0A	SMC_B0A_SCL	7 39
SMC_B0A_SDA	SMC_B0A	SMC_B0A_SDA	7 39
SMC_M0MT_SCL	SMC_M0M	SMC_M0MT_SCL	39
SMC_M0MT_SDA	SMC_M0M	SMC_M0MT_SDA	39

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CHGR_C01	CHGR_C01	CHGR_C01_P	
		CHGR_C01_N	
CHGR_C02	CHGR_C02	CHGR_C02_P	
		CHGR_C02_N	

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

SMC Constraints

Apple Inc.

051-7982 D

REVISION C.0.0

BRANCH

106 OF 109 SHEET

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

www.laptop-schematics.com

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	*STANDARD	*STANDARD	*STANDARD	*STANDARD	0.1 MM	0.1 MM

K84 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	DRACIES
DIFFPAIR	*****	CHSR_CSD_R_P	56
DIFFPAIR	*****	CHSR_CSD_R_N	56
DIFFPAIR	*****	CPUTIMERS_D2_P	42
DIFFPAIR	*****	CPUTIMERS_D2_N	42
DIFFPAIR	*****	CPU_THERMD_P	10 42
DIFFPAIR	*****	CPU_THERMD_N	10 42
DIFFPAIR	*****	ISNS_CPTRVTT_P	41
DIFFPAIR	*****	ISNS_CPTRVTT_N	41
DIFFPAIR	*****	ISNS_HDD_P	34 47
DIFFPAIR	*****	ISNS_HDD_N	34 47
DIFFPAIR	*****	ISNS_HDD_R_P	47
DIFFPAIR	*****	ISNS_HDD_R_N	47
DIFFPAIR	*****	MCPTIMERS_D2_P	42
DIFFPAIR	*****	MCPTIMERS_D2_N	42
DIFFPAIR	*****	NCP_THERMLOC_P	21 42
DIFFPAIR	*****	NCP_THERMLOC_N	21 42
DIFFPAIR	*****	ISNS_ODD_P	34 47
DIFFPAIR	*****	ISNS_ODD_N	34 47
DIFFPAIR	*****	ISNS_ODD_R_P	47
DIFFPAIR	*****	ISNS_ODD_R_N	47
DIFFPAIR	*****	ISNS_AIRSPRT_P	30 47
DIFFPAIR	*****	ISNS_AIRSPRT_N	30 47
DIFFPAIR	*****	ISNS_AIRSPRT_R_P	47
DIFFPAIR	*****	ISNS_AIRSPRT_R_N	47
DIFFPAIR	*****	ISNS_IVS_83_P	47 58
DIFFPAIR	*****	ISNS_IVS_83_N	47 58
DIFFPAIR	*****	ISNS_IVS_83_R_P	47
DIFFPAIR	*****	ISNS_IVS_83_R_N	47
DIFFPAIR	*****	ISNS_LCTRBLT_P	47 58
DIFFPAIR	*****	ISNS_LCTRBLT_N	47 58

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
K84 SPECIAL CONSTRAINTS			
 Apple Inc.	DESIGN NUMBER	051-7982	D
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		107 OF 109	

www.laptop-schematics.com

K84 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, 10L2, 10L3, 10L4, 10L5, 10L6, 10L7, 10L8, 10L9, 10L10, 10L11, BOTTOM				NO_TYPE, BGA_P10M				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
DEFAULT	*	Y	=>6.0MM	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=>DEFAULT	=>DEFAULT	12.7 MM	=>DEFAULT	=>DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.590 MM	0.590 MM			
55_OHM_SE	*	Y	0.576 MM	0.576 MM	=>STANDARD	=>STANDARD	=>STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=>STANDARD	=>STANDARD	=>STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=>STANDARD	=>STANDARD	=>STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
274_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
274_OHM_SE	*	Y	0.222 MM	0.222 MM	=>STANDARD	=>STANDARD	=>STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
70_OHM_DIFF	*	N	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD
70_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.151 MM	0.100 MM		0.224 MM	0.224 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.100 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
90_OHM_DIFF	*	N	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD
90_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
100_OHM_DIFF	*	N	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD
100_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
100_OHM_DIFF_HSD	*	N	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD
100_OHM_DIFF_HSD	10L3, 10L4, 10L5, 10L6	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM
100_OHM_DIFF_HSD	TOP, BOTTOM	Y	0.055 MM	0.055 MM		0.400 MM	0.400 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
110_OHM_DIFF	*	N	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD	=>STANDARD
110_OHM_DIFF	10L3, 10L4, 10L5, 10L6	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
1:1_DIFPAIR	*	Y	=>STANDARD	=>STANDARD	=>STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=>DEFAULT	?
BGA_P10M	*	=>DEFAULT	?
BGA_P20M	*	=>DEFAULT	?
BGA_P30M	*	=>DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P10M	BGA_P10M
MEM_CLK	*	BGA_P10M	BGA_P10M
CLK_PSB	*	BGA_P10M	BGA_P10M
CLK_LPC	*	BGA_P10M	BGA_P10M
CLK_PCI	*	BGA_P10M	BGA_P10M
CLK_PCH	*	BGA_P10M	BGA_P10M
CLK_SLOW	*	BGA_P10M	BGA_P10M
PSB_DOTS	PSB_DOTS	BGA_P10M	BGA_P10M

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_450	BGA_P10M	STANDARD
MEM_450_VDD	BGA_P10M	STANDARD

SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

K84 RULE DEFINITIONS

Apple Inc.
 DRAWING NUMBER: 051-7982 D
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 109 OF 109
 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

www.laptop-schematics.com