

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
C	0000734528	PRODUCTION RELEASED		2009-06-04

# K24 MLB SCHEMATIC

## 6/12/2009

Page	Contents	Sync	Date
1	Table of Contents	T17_MLB	08/22/2007
2	System Block Diagram	T18_MLB	12/12/2007
3	Power Block Diagram	DRAGON	03/13/2008
4	BOM Configuration	H97_MLB	
5	Revision History	H97_MLB	
6	FUNC TEST	H97_MLB	
7	Power Aliases	BEN	04/21/2008
8	SIGNAL ALIAS	H97_MLB	
9	CPU FSB	T18_MLB	12/12/2007
10	CPU Power & Ground	T18_MLB	12/12/2007
11	CPU Decoupling	RAYMOND	03/31/2008
12	extended Debug Port(MiniXDP)	K19_MLB	11/07/2008
13	MCP CPU Interface	T18_MLB	04/04/2008
14	MCP Memory Interface	T18_MLB	04/04/2008
15	MCP Memory Misc	T18_MLB	04/04/2008
16	MCP PCIe Interfaces	T18_MLB	04/04/2008
17	MCP Ethernet & Graphics	T18_MLB	04/04/2008
18	MCP PCI & LPC	T18_MLB	04/04/2008
19	MCP SATA & USB	T18_MLB	04/04/2008
20	MCP HDA & MISC	T18_MLB	06/26/2008
21	MCP Power & Ground	T18_MLB	04/04/2008
22	MCP Standard Decoupling	T18_MLB	04/04/2008
23	MCP Graphics Support	T18_MLB	12/12/2007
24	SB Misc	RAYMOND	04/05/2008
25	FSB/DDR3 Vref Margining	BEN	03/31/2008
26	DDR3 SO-DIMM Connector A	BEN	06/30/2008
27	DDR3 SO-DIMM Connector B	BEN	05/09/2008
28	DDR3 Support	T18_MLB	04/04/2008
29	Right Clutch Connector	YITE	04/22/2008
30	SECUREDIGITAL CARD READER	YITE	01/30/2009
31	Ethernet PHY (RTL8211CL)	YITE	05/23/2008
32	Ethernet & AirPort Support	SUMA	07/01/2008
33	ETHERNET CONNECTOR	SUMA	04/04/2008
34	FireWire LLC/PHY (FW643)	K19_MLB	11/02/2008
35	FireWire Port Power	YUN_K19_MLB	12/22/2008


Page	Contents	Sync	Date
36	FireWire Ports	K19_MLB	11/02/2008
37	SATA Connectors	K19_MLB	12/04/2008
38	External USB Connectors	YUAN.MA	01/18/2008
39	Front Flex Support	YUAN.MA	05/28/2008
40	SMC	T18_MLB	06/26/2008
41	SMC Support	YUAN.MA	05/28/2008
42	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008
43	K24 SMBUS CONNECTIONS	BEN	04/21/2008
44	VOLTAGE SENSING	YUNWU	02/04/2008
45	Current Sensing	YUNWU	12/17/2008
46	Thermal Sensors	YUNWU	03/20/2008
47	Fan	CHANGZHANG	01/18/2008
48	WELLSPRING 1	YUAN.MA	04/22/2008
49	WELLSPRING 2	YUAN.MA	05/09/2008
50	SMS	YUNWU	06/26/2008
51	SPI ROM	CHANGZHANG	05/02/2008
52	AUDIO: CODEC/REGULATOR	AUDIO	03/04/2009
53	AUDIO: LINE INPUT FILTER	AUDIO	01/31/2009
54	AUDIO: HEADPHONE FILTER	AUDIO	02/03/2009
55	AUDIO: SPEAKER AMP	AUDIO	12/18/2008
56	AUDIO: JACK	AUDIO	03/20/2009
57	AUDIO: JACK TRANSLATORS	AUDIO	03/20/2009
58	DC-In & Battery Connectors	YUNWU	12/11/2008
59	PBUS Supply/Battery Charger	RAYMOND	01/31/2008
60	5V/3.3V SUPPLY	RAYMOND	02/08/2008
61	1.5V/0.75V DDR3 SUPPLY	RAYMOND	01/31/2008
62	IMVP6 CPU VCore Regulator	RAYMOND	01/31/2008
63	MCP CORE REGULATOR	K19_MLB	12/10/2008
64	CPU VTT(1.05V) SUPPLY	RAYMOND	02/08/2008
65	MISC POWER SUPPLIES	RAYMOND	01/23/2008
66	POWER SEQUENCING	YUAN.MA	12/11/2008
67	POWER FETS	YUAN.MA	12/11/2008
68	LVDS CONNECTOR	SMARTIN	04/04/2008
69	DISPLAYPORT SUPPORT	AMASON	04/18/2008
70	DisplayPort Connector	AMASON	06/30/2008

Page	Contents	Sync	Date
71	LCD BACKLIGHT DRIVER	KIRAN	12/05/2008
72	LCD Backlight Support	YITE	06/30/2008
73	CPU/FSB Constraints	T18_MLB	01/04/2008
74	Memory Constraints	T18_MLB	01/04/2008
75	MCP Constraints 1	T18_MLB	01/04/2008
76	MCP Constraints 2	T18_MLB	12/14/2007
77	Ethernet Constraints	T18_MLB	03/19/2008
78	FireWire Constraints	K19_MLB	12/01/2008
79	SMC Constraints	T18_MLB	01/04/2008
80	K24 SPECIAL CONSTRAINTS	H97_MLB	
81	K24 RULE DEFINITIONS	H97_MLB	

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7898	1	SCHEM,MLB,K24	SCH	CRITICAL	
820-2530	1	PCBF,MLB,K24	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,K24	
Apple Inc.	DRAWING NUMBER	051-7898	SIZE
	REVISION	C.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 81	
IV ALL RIGHTS RESERVED			



SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF <TOTAL DESIGN SHEETS>	
I ALL RIGHTS RESERVED			



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LHL,F/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LHL,F/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LHL,F/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33783646	1	PDC,SLG8E,PRQ,2.0,25W,1066,MO,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
33783704	1	PDC,SLG8E,PRQ,2.26,25W,1066,MO,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ
33783639	1	PDC,SLB4N,PRQ,2.4,25W,1066,MO,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
33783756	1	PDC,SLG8E,PRQ,2.53,25W,1066,MO,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
33783761	1	PDC,SLG8E,PRQ,2.66,25W,1066,MO,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
33880710	1	IC,CMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880563	1	IC,SMC,H88/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC_BLANK
34182445	1	IC,SMC,K24	U4900	CRITICAL	SMC_PROD
33580610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
34182441	1	IC,PRGM,EFI BOOTROM,UNLOCK,K24	U6100	CRITICAL	BOOTROM_PROD
33880375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
34182093	1	IC,IR CONTROLLER,M97	U4800	CRITICAL	IR_PROD
33782983	1	IC,PSOC+ W/ USB,56 PIN,MLF,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
34182503	1	IC,PRGM,WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROD

LOCKED BOOTROM APN IS 34182443


Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280778	15280693		ALL	CYTEC AS ALTERNATE
15280796	15280685		ALL	CYTEC AS ALTERNATE
15780058	15780055		ALL	DELTA AS ALTERNATE
10480018	10480023		ALL	DALE/VISHAY AS ALTERNATE
12880093	12880218		ALL	EMET AS ALTERNATE
15280874	15280516		ALL	MACLAYERS AS ALTERNATE
15280847	15280586		ALL	MACLAYERS AS ALTERNATE
15281025	15281024		ALL	TOKO AS ALTERNATE
33783769	33783704		ALL	DIFFER. PINS CPU AS ALTERNATE
35382718	35382310		ALL	INTERTEL AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

# K24 BOARD STACK-UP



SYNC MASTER=M97 MLB	
PAGE TITLE	
<b>BOM Configuration</b>	
	DRAWING NUMBER <b>051-7898</b>
REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE <b>4 OF 109</b>	SHEET <b>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</b>

8

7

6

5

4

3

2

1

Revision History

D

D

C

C

B

B

A

A

SYNC MASTER=M97 MLB	
Revision History	
Apple Inc.	051-7898 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION C.0.0 BRANCH PAGE 5 OF 109 SHEET

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5

4

3

2

1

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

# Functional Test Points

## Fan Connectors

(NEED 3 TP)  
 817 TRUE PP5V\_S0 603 705  
 818 TRUE FAN\_RT\_PWM 4784  
 819 TRUE FAN\_RT\_TACH 4704  
 (NEED TO ADD 3 GND TP)

## MIC FUNC TEST

820 TRUE BI\_MIC\_LO 5602 5781  
 821 TRUE BI\_MIC\_HI 5602 5781  
 822 TRUE BI\_MIC\_SHIELD 5602 5781

## SPEAKER FUNC TEST

823 TRUE SPKRAMP\_L\_N\_OUT 5543 5682  
 824 TRUE SPKRAMP\_L\_P\_OUT 5582 5682  
 825 TRUE SPKRAMP\_R\_N\_OUT 5582 5682  
 826 TRUE SPKRAMP\_R\_P\_OUT 5582 5682  
 827 TRUE SPKRAMP\_SUB\_N\_OUT 5582 5682  
 828 TRUE SPKRAMP\_SUB\_P\_OUT 5582 5682

## THERMAL FUNC TEST

829 TRUE MCPTHMSNS\_D2\_P 4685 8003  
 830 TRUE MCPTHMSNS\_D2\_N 4685 8003

## LVDS FUNC TEST

831 TRUE PP3V3\_LCDVDD\_SW\_F 603 6802  
 832 TRUE PP3V3\_S0\_LCD\_F 6803  
 833 TRUE PPVOUT\_S0\_LCDBKLT 603 6882 7101  
 834 TRUE LVDS\_IG\_DDC\_CLK 1783 6805  
 835 TRUE LVDS\_IG\_DDC\_DATA 1783 6805  
 836 TRUE LVDS\_IG\_A\_DATA\_N<0> 1783 6802 7583  
 837 TRUE LVDS\_IG\_A\_DATA\_P<0> 1783 6802 7583  
 838 TRUE LVDS\_IG\_A\_DATA\_N<1> 1783 6802 7583  
 839 TRUE LVDS\_IG\_A\_DATA\_P<1> 1783 6802 7583  
 840 TRUE LVDS\_IG\_A\_DATA\_N<2> 1783 6802 7583  
 841 TRUE LVDS\_IG\_A\_DATA\_P<2> 1783 6802 7583  
 842 TRUE LVDS\_IG\_A\_CLK\_F\_N 6802 7583  
 843 TRUE LVDS\_IG\_A\_CLK\_F\_P 6802 7583  
 844 TRUE LED\_RETURN\_1 6883 7181  
 845 TRUE LED\_RETURN\_2 6883 7181  
 846 TRUE LED\_RETURN\_3 6883 7181  
 847 TRUE LED\_RETURN\_4 6883 7181  
 848 TRUE LED\_RETURN\_5 6883 7181  
 849 TRUE LED\_RETURN\_6 6883 7181  
 850 TRUE TP\_BKL\_SYNC 6802  
 (NEED TO ADD 5 GND TP)

## SATA ODD CONN

851 TRUE PP5V\_SW\_ODD (NEED 4 TP) 603 3703  
 852 TRUE SMC\_ODD\_DETECT 3707 4088  
 853 TRUE SATA\_ODD\_D2R\_C\_P 3706 75A3  
 854 TRUE SATA\_ODD\_D2R\_C\_N 3706 75A3  
 855 TRUE SATA\_ODD\_R2D\_P 3706 75A3  
 856 TRUE SATA\_ODD\_R2D\_N 6A7 3706 75A3  
 (NEED TO ADD 4 GND TP)

## SATA HDD/IR/SIL

(NEED 4 TP)  
 857 TRUE PP5V\_S0\_HDD\_FLT 603 3786  
 858 TRUE SATA\_HDD\_R2D\_P 37A5 75A3  
 859 TRUE SATA\_HDD\_R2D\_N 37A5 75A3  
 860 TRUE SATA\_HDD\_D2R\_C\_P 37B5 75A3  
 861 TRUE SATA\_HDD\_D2R\_C\_N 37B5 75A3  
 862 TRUE SYS\_LED\_ANODE\_R 37A7  
 863 TRUE IR\_RX\_OUT 37A7 3904  
 864 TRUE PP5V\_S3\_IR\_R 37A7  
 (NEED TO ADD 4 GND TP)

## BATT POWER CONN

865 TRUE SMBUS\_SMC\_BSA\_SCL 6A7 4305 7903  
 866 TRUE SMBUS\_SMC\_BSA\_SDA 4305 7903  
 867 TRUE SYS\_DETECT\_L 58A8  
 868 TRUE BATT\_POS\_F (NEED 3 TP) 58A7 5888 59A3  
 (NEED TO ADD 3 GND TP)

## BATT SIGNAL CONN

(NEED 3 TP)  
 869 TRUE PP3V42\_G3H 685 603 701  
 870 TRUE SMBUS\_SMC\_BSA\_SCL 6A7 4305 7903  
 871 TRUE SMBUS\_SMC\_BSA\_SCL 6A7 4305 7903  
 872 TRUE SMC\_BIL\_BUTTON\_L 4005 58C4  
 873 TRUE SMC\_LID\_R 5802  
 (NEED TO ADD 5 GND TP)

## RIGHT CLUTCH CONN

880 TRUE PP5V\_S3\_BTCAMERA\_F 2907  
 881 TRUE PCIE\_MINI\_D2R\_P 1486 2907 7503  
 882 TRUE PCIE\_MINI\_D2R\_N 1486 2907 7503  
 883 TRUE PCIE\_MINI\_R2D\_P 2907 7503  
 884 TRUE PCIE\_MINI\_R2D\_N 2907 7503  
 885 TRUE PCIE\_CLK100M\_MINI\_CONN\_P 2907 7503  
 886 TRUE PCIE\_CLK100M\_MINI\_CONN\_N 2907 7503  
 887 TRUE USB\_CAMERA\_CONN\_P 2987 76C3  
 888 TRUE USB\_CAMERA\_CONN\_N 2987 76C3  
 889 TRUE PP5V\_WLAN 603 (NEED 2 TP)  
 890 TRUE PCIE\_WAKE\_L 1486 2907  
 891 TRUE SMBUS\_SMC\_A\_S3\_SCL 605 4302 7903  
 892 TRUE SMBUS\_SMC\_A\_S3\_SDA 605 4302 7903  
 893 TRUE CONN\_USB2\_BT\_P 2987 76C3  
 894 TRUE CONN\_USB2\_BT\_N 2987 76A3  
 895 TRUE MINI\_CLKREQ\_O\_L 2907  
 896 TRUE MINI\_RESET\_CONN\_L 29A7  
 (NEED TO ADD 6 GND TP)

## IPD FLEX CONN

897 TRUE PP3V3\_S3\_LDO 603 4984 4903  
 898 TRUE PP18V5\_S3 603 4901 4903  
 899 TRUE Z2\_CS\_L 4808 4903  
 900 TRUE Z2\_DEBUG3 4808 4903  
 901 TRUE Z2\_MOS1 4808 4903  
 902 TRUE Z2\_MISO 4808 4903  
 903 TRUE Z2\_SCLK 4808 4903  
 904 TRUE Z2\_BOOST\_EN 4903 4905  
 905 TRUE Z2\_HOST\_INTN 4808 4903  
 906 TRUE Z2\_CLKIN 4808 4903  
 907 TRUE Z2\_KEY\_ACT\_L 4808 4901  
 908 TRUE Z2\_RESET 4808 4901  
 909 TRUE PSOC\_MISO 4808 4901  
 910 TRUE PSOC\_MOSI 4808 4901  
 911 TRUE PSOC\_SCLK 4808 4901  
 912 TRUE SMBUS\_SMC\_A\_S3\_SDA 605 4302 7903  
 913 TRUE SMBUS\_SMC\_A\_S3\_SCL 605 4302 7903  
 914 TRUE PSOC\_F\_CS\_L 4808 4901  
 915 TRUE PICKB\_L 4808 4901

## KEYBOARD CONN

916 TRUE PP3V3\_S3 603 703  
 917 TRUE PP3V42\_G3H 6A7 603 701  
 918 TRUE WS\_KBD1 4808 4802  
 919 TRUE WS\_KBD2 4808 4802  
 920 TRUE WS\_KBD3 4808 4802  
 921 TRUE WS\_KBD4 4808 4802  
 922 TRUE WS\_KBD5 4808 4802  
 923 TRUE WS\_KBD6 4808 4802  
 924 TRUE WS\_KBD7 4808 4802  
 925 TRUE WS\_KBD8 4808 4802  
 926 TRUE WS\_KBD9 4808 4802  
 927 TRUE WS\_KBD10 4808 4802  
 928 TRUE WS\_KBD11 4808 4802  
 929 TRUE WS\_KBD12 4808 4802  
 930 TRUE WS\_KBD13 4808 4802  
 931 TRUE WS\_KBD14 4808 4802  
 932 TRUE WS\_KBD15\_CAP 4802 4806  
 933 TRUE WS\_KBD16\_NUM 4802  
 934 TRUE WS\_KBD17 4802 4806  
 935 TRUE WS\_KBD18 4802 4807  
 936 TRUE WS\_KBD19 4802 4807  
 937 TRUE WS\_KBD20 4802 4807  
 938 TRUE WS\_KBD21 4802 4807  
 939 TRUE WS\_KBD22 4802 4807  
 940 TRUE WS\_KBD23 4802 4807  
 941 TRUE WS\_KBD\_ONOFF\_L 4802  
 942 TRUE WS\_LEFT\_SHIFT\_KBD 4883 4885 4802  
 943 TRUE WS\_LEFT\_OPTION\_KBD 4883 4885 4802  
 944 TRUE WS\_CONTROL\_KBD 4883 4885 4802  
 (NEED TO ADD 1 GND TP)

## KBD BACKLIGHT CONN

945 TRUE KBDLED\_ANODE (NEED 2 TP) 49A4  
 946 TRUE SMC\_KDBLED\_PRESENT\_L 49A4 49A6  
 (NEED TO ADD 2 GND TP)

## DEBUG VOLTAGE


947 TRUE PPVCORE\_S0\_CPU 707  
 948 TRUE PPVCORE\_S0\_MCP 707  
 949 TRUE PP0V75\_S0 707  
 950 TRUE PP1V05\_S0 707  
 951 TRUE PP1V5\_S0 707  
 952 TRUE PP1V8\_S0 707  
 953 TRUE PP5V\_S0 607 705  
 954 TRUE PP3V3\_S0 705  
 955 TRUE PP1V5\_S3 703  
 956 TRUE PP3V3\_S3 685 703  
 957 TRUE PP5V\_S3 703  
 958 TRUE PP1VIR1V05\_S5 703  
 959 TRUE PP3V3\_S5 783  
 960 TRUE PP3V42\_G3H 6A7 685 701  
 961 TRUE PPBUS\_G3H 701  
 962 TRUE PP3V3\_ENET\_PHY 785  
 963 TRUE PP1V2R1V05\_ENET 785  
 964 TRUE PP3V3\_G3\_RTC 2008 21A5 2404  
 965 TRUE PP5V\_WLAN 605 2905  
 966 TRUE PP5V\_SW\_ODD 687 3703  
 967 TRUE PP5V\_S0\_HDD\_FLT 687 3786  
 968 TRUE PP3V3\_S5\_AVREF\_SMC 4004 4106  
 969 TRUE PP18V5\_S3 605 4901 4903  
 970 TRUE PP3V3\_S3\_LDO 605 4984 4903  
 971 TRUE PP3V3\_LCDVDD\_SW\_F 607 6802  
 972 TRUE PPVOUT\_S0\_LCDBKLT 607 6882 7101  
 973 TRUE PP4V5\_AUDIO\_ANALOG 42A5 5202 5207  
 974 TRUE SMC\_PM\_G2\_EN 4005 4005 6608  
 975 TRUE PM\_SLP\_S4\_L 2003 4005 41A2 4608  
 976 TRUE PM\_SLP\_S3\_L 2003 3287 35A5 4005 6605 7008  
 (NEED TO ADD 4 GND TP)

## DC POWER CONN


977 TRUE PP18V5\_DCIN\_FUSE (NEED 3 TP) 580C  
 978 TRUE ADAPTER\_SENSE 5807  
 (NEED TO ADD 4 GND TP)

PAGE TITLE		DRAWING NUMBER	
FUNC TEST		051-7898 D	
Apple Inc.		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		7 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		OF TOTAL DESIGN SHEETS	


### "S0,S0M" RAILS




### PEX & SATA AVDD/DVDD aliases




### "S3" RAILS




### "S5" RAILS



### "G3H" RAILS



### "FIREWIRE" RAILS



SYNC MASTER=BEN SYNC DATE=04/21/2008

Power Aliases

Apple Inc. 051-7898 D


REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


8 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

**HEATSINK STANDOFFS**




**FAN STANDOFF**




**MLB MOUNTING (TO C. BRACKET) SCREW HOLES**



**MLB MOUNTING (TO TOPCASE) SCREW HOLES**




**EMI IO POGO PINS**



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
870-1801	6	POGO PIN, SHORT, EMI, MLB, K19/K24	889901, 889902, 889903, 889904, 889905	CRITICAL	


**EMI POGO PINS**



**PCI-E ALIASES**

- UNUSED GPU LANES
- 1606 16C4 =PEG D2R N<15:0> == NC PEG D2R N<15:0> MAKE\_BASE=TRUE
  - 1606 16C4 =PEG D2R P<15:0> == NC PEG D2R P<15:0> MAKE\_BASE=TRUE
  - 1603 16C3 =PEG R2D C N<15:0> == NC PEG R2D C N<15:0> MAKE\_BASE=TRUE
  - 1603 16C3 =PEG R2D C P<15:0> == NC PEG R2D C P<15:0> MAKE\_BASE=TRUE
  - 16C4 PEG PRSNT L == TP PEG PRSNT L MAKE\_BASE=TRUE
  - 16C3 PEG CLK100M P == TP PEG CLK100M P MAKE\_BASE=TRUE
  - 16C3 PEG CLK100M N == TP PEG CLK100M N MAKE\_BASE=TRUE
- UNUSED EXPRESS CARD LANE
- 1686 PCIE EXCARD D2R P == TP PCIE EXCARD D2R P MAKE\_BASE=TRUE
  - 1686 PCIE EXCARD D2R N == TP PCIE EXCARD D2R N MAKE\_BASE=TRUE
  - 1683 PCIE EXCARD R2D C P == TP PCIE EXCARD R2D C P MAKE\_BASE=TRUE
  - 1683 PCIE EXCARD R2D C N == TP PCIE EXCARD R2D C N MAKE\_BASE=TRUE
  - 16C4 PCIE EXCARD PRSNT L == TP PCIE EXCARD PRSNT L MAKE\_BASE=TRUE
  - 16C4 EXCARD CLKREQ L == TP EXCARD CLKREQ L MAKE\_BASE=TRUE
  - 16C3 PCIE CLK100M EXCARD P == TP PCIE CLK100M EXCARD P MAKE\_BASE=TRUE
  - 16C3 PCIE CLK100M EXCARD N == TP PCIE CLK100M EXCARD N MAKE\_BASE=TRUE

**FIREWIRE PRESENT SIGNALS**



**USB ALIASES**

- UNUSED USB PORTS
- 19C3 USB EXTC P == TP USB EXTC P MAKE\_BASE=TRUE
  - 19C3 USB EXTC N == TP USB EXTC N MAKE\_BASE=TRUE
  - 19D3 USB EXTD P == TP USB EXTD P MAKE\_BASE=TRUE
  - 19D3 USB EXTD N == TP USB EXTD N MAKE\_BASE=TRUE
  - 19C3 USB EXCARD P == TP USB EXCARD P MAKE\_BASE=TRUE
  - 19C3 USB EXCARD N == TP USB EXCARD N MAKE\_BASE=TRUE
  - 19D3 USB MINI P == TP USB MINI P MAKE\_BASE=TRUE
  - 19D3 USB MINI N == TP USB MINI N MAKE\_BASE=TRUE

**DACS ALIASES**

- UNUSED CRT & TV-OUT INTERFACE
- 17C4 MCP\_TV\_DAC\_RSET == NC MCP\_TV\_DAC\_RSET MAKE\_BASE=TRUE
  - 17C4 MCP\_TV\_DAC\_VREF == NC MCP\_TV\_DAC\_VREF MAKE\_BASE=TRUE
  - 17C4 MCP\_CLK27M\_XTALIN == NC MCP\_CLK27M\_XTALIN MAKE\_BASE=TRUE
  - 17C4 MCP\_CLK27M\_XTALOUT == NC MCP\_CLK27M\_XTALOUT MAKE\_BASE=TRUE
  - 17C3 CRT\_IG\_R\_C\_PR == NC CRT\_IG\_R\_C\_PR MAKE\_BASE=TRUE
  - 17C3 CRT\_IG\_G\_Y\_Y == NC CRT\_IG\_G\_Y\_Y MAKE\_BASE=TRUE
  - 17C3 CRT\_IG\_B\_COMP\_PB == NC CRT\_IG\_B\_COMP\_PB MAKE\_BASE=TRUE
  - 17C3 CRT\_IG\_HSYNC == NC CRT\_IG\_HSYNC MAKE\_BASE=TRUE
  - 17C3 CRT\_IG\_VSYNC == NC CRT\_IG\_VSYNC MAKE\_BASE=TRUE


**LVDS ALIASES**

- UNUSED LVDS SIGNALS
- 1783 LVDS\_IG\_A\_DATA\_P<3> == NC LVDS\_IG\_A\_DATA\_P3 MAKE\_BASE=TRUE
  - 1783 LVDS\_IG\_A\_DATA\_N<3> == NC LVDS\_IG\_A\_DATA\_N3 MAKE\_BASE=TRUE
  - 1783 LVDS\_IG\_B\_CLK\_P == NC LVDS\_IG\_B\_CLK\_P MAKE\_BASE=TRUE
  - 1783 LVDS\_IG\_B\_CLK\_N == NC LVDS\_IG\_B\_CLK\_N MAKE\_BASE=TRUE
  - 1783 LVDS\_IG\_B\_DATA\_P<3:0> == NC LVDS\_IG\_B\_DATA\_P<3:0> MAKE\_BASE=TRUE
  - 1783 LVDS\_IG\_B\_DATA\_N<3:0> == NC LVDS\_IG\_B\_DATA\_N<3:0> MAKE\_BASE=TRUE

**MISC MCP79 ALIASES**

- 1386 CPU\_PECI\_MCP == TP CPU\_PECI\_MCP MAKE\_BASE=TRUE
- 1686 GMUX\_JTAG\_TCK\_L == TP GMUX\_JTAG\_TCK\_L MAKE\_BASE=TRUE
- 1686 GMUX\_JTAG\_TDO == TP GMUX\_JTAG\_TDO MAKE\_BASE=TRUE
- 1604 GMUX\_JTAG\_TDI == TP GMUX\_JTAG\_TDI MAKE\_BASE=TRUE
- 1604 GMUX\_JTAG\_TMS == TP GMUX\_JTAG\_TMS MAKE\_BASE=TRUE

**LAN ALIASES**



**SO-DIMM ALIASES**

- UNUSED ADDRESS PINS
- 2405 MEM\_A\_A<15> == TP MEM\_A\_A15 MAKE\_BASE=TRUE
  - 2705 MEM\_B\_A<15> == TP MEM\_B\_A15 MAKE\_BASE=TRUE


**ETHERNET ALIASES**

- 32C5 =P3V3ENET\_EN == FM\_SLP\_RMGT\_L MAKE\_BASE=TRUE
- 32B5 =P1V05ENET\_EN == TP\_PP3V3\_ENET\_PHY\_VDDREG MAKE\_BASE=TRUE
- 31C2 =PP3V3\_ENET\_PHY\_VDDREG == NC\_RTL8211\_REGOUT MAKE\_BASE=TRUE
- 31C2 =RTL8211\_REGOUT == NC\_RTL8211\_REGOUT MAKE\_BASE=TRUE
- 31C6 =RTL8211\_ENSWREG == MAKE\_BASE=TRUE
- 3184 TP\_RTL8211\_CLK125 == MAKE\_BASE=TRUE

**FW ALIASES**

- 1887\_FW\_PME\_L == FW\_PLUG\_DET\_L MAKE\_BASE=TRUE
- 35B1 35D7 == FW\_PME\_L == FW643\_WAKE\_L MAKE\_BASE=TRUE

**CPU FSB FREQUENCY STRAPS**



SYNC MASTER=M97 MLB

PAGE TITLE

**SIGNAL ALIAS**

Apple Inc.

051-7898 D

REVISION C.0.0

BRANCH

9 OF 109

PAGE

SHEET


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

IV ALL RIGHTS RESERVED

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS





SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
<b>CPU FSB</b>			
Apple Inc.		DRAWING NUMBER	051-7898 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	10 OF 109
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	
IV. ALL RIGHTS RESERVED			





SYNC FROM T18  
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
CPU Power & Ground			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
PAGE		11 OF 109	
SHEET		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	

Current numbers from Merom for Santa Rosa EMTS, doc #20905.


### CPU VCore HF and Bulk Decoupling

4X 330UF. 20X 22UF 0805




### VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



### VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402




SYNC FROM T18  
 REMOVE NO STUFF CAPS C1220 TO C1231  
 REMOVE C1244 & C1245  
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

SYNC MASTER=RAYMOND		SYNC DATE=03/31/2008	
PAGE TITLE <b>CPU Decoupling</b>			
		DRAWING NUMBER	SIZE
		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	SHEET
		C.0.0	12 OF 109
CURRENT DESIGN SHEET		SHEET OF TOTAL DESIGN SHEETS	

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0620 adapter board to support CPU, MCP debugging.


## MCP79-specific pinout



← Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300


SYNC MASTER=K19 MLB		SYNC DATE=11/07/2008	
extended Debug Port (MiniXDP)			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		13 OF 109	
SHEET		SHEET	






SYNC MASTER=T18 MLB SYNC DATE=04/04/2008

<b>MCP Memory Interface</b>		DRAWING NUMBER	051-7898
Apple Inc.		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE	15 OF 109
CURRENT DESIGN SHEET		SHEET	



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE <b>MCP Memory Misc</b>			
DRAWING NUMBER <b>051-7898</b>		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
DRAWING NUMBER <b>051-7898</b>		PAGE <b>16 OF 109</b>	
SHEET <b>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</b>			



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
<b>MCP PCIe Interfaces</b>			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		17 OF 109	
SHEET		SHEET	



D

D

C


C

B

B

A

A



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a 55 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 Okay to float XTALIN\_TV and XTALOUT\_TV.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

WF: IFFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TMDS_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IFPx at 1.8V  
 Dual-channel TMDS: Power +VDD\_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

SYNC MASTER=T18 MLB SYNC DATE=04/04/2008

MCP Ethernet & Graphics

Apple Inc.


051-7898 D

REVISION C.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

18 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



PAGE TITLE		SYNC DATE=04/04/2008	
<b>MCP PCI &amp; LPC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
051-7898		051-7898	D
C.0.0		REVISION	
19 OF 109		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
<b>MCP SATA &amp; USB</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
		PAGE	SHEET
		20 OF 109	
CURRENT DESIGN SHEET			
		OF	TOTAL DESIGN SHEETS

D

D

C

C

B

B


A

A

U1400  
MCP79-TOPO-B  
BGA  
(9 OF 11)

HDA

MISC



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

USER mode: Normal  
SAFE mode: For ROMSIP recovery  
Connects to SMC for automatic recovery.



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



SYNC MASTER=T18 MLB SYNC DATE=06/26/2008

**MCP HDA & MISC**

Apple Inc.

051-7898 D


REVISION C.0.0

21 OF 109

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
<b>MCP Power &amp; Ground</b>			
Apple Inc.		DRAWING NUMBER	DATE
Apple Logo		051-7898	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	22 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			









Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

PAGE TITLE		SYNC DATE=04/04/2008	
<b>MCP Standard Decoupling</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-7898	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	C.0.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	25 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)  
Apple: 1x 2.2uF 0402 (2.2 uF)



SYNC FROM T18  
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT  
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672  
NOSTUFF PP3V3\_S0\_MCP\_DAC RAIL COMPONENTS (L2650 AND C2650)  
CHANGE C2651 TO R2651 TO GND PP3V3\_S0\_MCP\_DAC  
REMOVE HDCP ROMS

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
MCP Graphics Support			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	26 OF 109
		SHEET	<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8

7

6

5


4

3

2

1

### RTC Power Sources




PP3V3\_G3\_RTC 6C3 20C8 21A5  
 MIN\_LINE\_WIDTH=0.3 mm  
 MIN\_DRILL\_DIAMETER=0.2 mm  
 VOLTAGE=3.3V


PLACEMENT\_NOTE=PLACE C2819 CLOSE TO MCP79  
 PLACE C2819 CLOSE TO MCP79  
 PLACE C2800 AT COOLEST SPOT ON MLB

### Platform Reset Connections


#### LPC Reset (Unbuffered)




#### PCIE Reset (Unbuffered)




### RTC Crystal



### MCP 25MHz Crystal



### MCP S0 PWRGD & CPU\_VLD




MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up. MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization. SMC 99ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGOOD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).

NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SYNC FROM T18  
 CHANGE RESET BUTTON TO RESET PADS  
 REMOVE UNUSED PCIE RESET SIGNALS  
 REMOVE R2824 AND NET PCI CLK33M SLOT A  
 CHANGE RTC COIN CELL TO LDO & SUPERCAP  
 ALIAS MEM VTT EN TO =DDRVTT EN  
 CHANGE Y2810 AND U2850 TO SMALLER PARTS

### Reset Button



SYNC MASTER=RAYMOND SYNC DATE=04/05/2008

PAGE TITLE		SB Misc	
DRAWING NUMBER		051-7898 D	
REVISION		C.0.0	
BRANCH			
PAGE		28 OF 109	
SHEET			
SHEET			
SHEET			

8

7

6

5

4

3

2

1



# Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=BEN SYNC DATE=03/31/2008

## FSB/DDR3 Vref Margining

Apple Inc.	051-7898	D
REVISION	C.0.0	
BRANCH		
PAGE	29 OF 109	
SHEET		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		


Page Notes

Power aliases required by this page:  
 - =PPIV5\_S0\_MEM\_A  
 - =PPIV5\_S3\_MEM\_A  
 - =PPOV75\_S0\_MEM\_VTT\_A  
 - =PPOV75\_S3\_MEM\_VREFDQ\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMM\_SCL  
 - =I2C\_SODIMM\_SDA

NOM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

SYNC MASTER=BEN		SYNC DATE=06/30/2008	
<b>DDR3 SO-DIMM Connector A</b>			
Apple Inc.		DRAWING NUMBER	051-7898
Apple Logo		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
PAGE		31 OF 109	
SHEET		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

516-0201  
 SPD ADDR=0xA0(WR)/0xA1(RD)


Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_B  
 - =PP1V5\_S3\_MEM\_B  
 - =PP0V75\_S0\_MEM\_VTT\_B  
 - =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)


Signal aliases required by this page:  
 - =I2C\_S0DIMMB\_SCL  
 - =I2C\_S0DIMMB\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)




"Expansion" (bottom) slot


PAGE TITLE		SYNC DATE=05/09/2008	
DDR3 SO-DIMM Connector B		DRAWING NUMBER	
Apple Inc.		051-7898 D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II. NOT TO REPRODUCE OR COPY IT		PAGE	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		32 OF 109	
IV. ALL RIGHTS RESERVED		SHEET	

### DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE <b>DDR3 Support</b>			
DRAWING NUMBER <b>051-7898</b>		REV D	
REVISION <b>C.0.0</b>		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE <b>33 OF 109</b>		SHEET	



SYNC MASTER=YITE SYNC DATE=04/22/2008

**Right Clutch Connector**

Apple Inc.

DRAWING NUMBER: 051-7898 DRAWING SIZE: D

REVISION: C.0.0 PAGE: 34 OF 109

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B,WF,K19/K24	J3500	CRITICAL	

SYNC MASTER=VEMURI SYNC DATE=01/30/2009  
**SECUREDIGITAL CARD READER**

Apple Inc.	DRAWING NUMBER 051-7898 D
REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 35 OF 109 SHEET

D

C

B


A

D

C

B

A



785 =PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PPIV05\_ENET\_PHY 7A5  
 (221mA typ - 1000base-T)  
 ( 7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

=PP3V3\_ENET\_PHY\_VDDREG 8D2  
 If internal switcher is used, must place 1x 22uF &  
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211\_REGOUT 8D2  
 If internal switcher is used, must place inductor within 5mm  
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET\_RESET\_L IS NOT ASSERTED WHEN WOL IS ACTIVE.  
 HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.

Reserved for EMI  
 per RealTek request.


**Configuration Settings:**  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=SUMA		SYNC DATE=05/23/2008	
Ethernet PHY (RTL8211CL)			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		37 OF 109	
SHEET		SHEET	

### WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.



### 3.3V ENET FET


@ 2.5V Vgs:  
Rds(on) = 90mOhm max  
I(max) = 1.7A (85C)

CRITICAL  
Q3810  
NTR4101P  
807-23-8F



MOBILE:  
Recommend aliasing PM\_SLP\_RMGT\_L and =P3V3ENET\_EN. Nets separated on ARB for alternate power options.


### 1.05V ENET FET



Non-ARB:  
Recommend aliasing PM\_SLP\_RMGT\_L and =P1V05ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



SYNC MASTER=SUMA	SYNC DATE=07/01/2008
Ethernet & AirPort Support	
Apple Inc.	DRAWING NUMBER 051-7898 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION C.0.0 PAGE 38 OF 109 SHEET



D

D

C

C


B

B

A

A



PLACE ONE CAP EACH NEAR PINS 3 AND 4 OF T3901 AND T3902




ETHERNET CONNECTOR

CRITICAL  
J3900  
RJ45-M97-3  
F-RT-TH

514-0636



PLACEMENT NOTE=PLACE C3911-C3918 ON MDI LINES WITHOUT ANY STUBS



SYNC MASTER=SUMA		SYNC DATE=04/04/2008	
PAGE TITLE <b>ETHERNET CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER 051-7898	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 39 OF 109	SHEET

8

7

6

5

4

3

2

1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0558	1	RES,0.68 OHM,1%,0402,SMD	R4100	CRITICAL	

D

D

C


C

B

B

A

A



SYNC MASTER=K19 MLB SYNC DATE=11/02/2008

**FireWire LLC/PHY (FW643)**

Apple Inc.

051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

41 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8

7

6

5

4

3

2

1

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_FW\_LATEVG\_ACTIVE  
 - =PP3V3\_FW\_SUNNODE (power passthru summation node)


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:


### 3.3V FW FET

@ 2.5V Vgs:  
 Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)

CRITICAL  
 Q4291  
 NTR4101P  
 SOT-23-HF




### 1.05V FW FET



FireWire Port Power Switch

### Late-VG Event Detection




FWLATEVG Hysteresis:  
 3.0V when port power is on  
 2.9V when late Vg event and port power is off

Enables port power when machine  
 is running or on AC.

CRITICAL  
 Q4260  
 FDC638P\_G

CRITICAL  
 F4260  
 1.1A-24V

CRITICAL  
 D4260




SYNC MASTER=YUN K19 MLB SYNC DATE=12/22/2008

<b>FireWire Port Power</b>	
Apple Inc.	DRAWING NUMBER 051-7898 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
REVISION C.0.0	PAGE 42 OF 109




# ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



# SATA ODD




# SATA HDD/IR/SIL



SYNC MASTER=K19 MLB SYNC DATE=12/04/2008

PAGE TITLE		DRAWING NUMBER	
SATA Connectors		051-7898 D	
Apple Inc.		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
45 OF 109		SHEET	


### Port Power Switch




We can remove C4690 later if the output cap of the 5V\_S5 regulator is close enough.

STUFF R4691 IF USING TPS2060(ACTIVE LOW ENABLE)  
STUFF R4690 IF USING TPS2064(ACTIVE HIGH ENABLE)


### USB PORT A (FRONT PORT)




### USB PORT B (BACK PORT)




### USB/SMC Debug Mux



SYNC MASTER=YUAN.MA		SYNC DATE=01/18/2008	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	46 OF 109		SHEET



CYPRESS 'ENCORE II' USB CONTROLLER

SYNC MASTER=YUAN.MA		SYNC DATE=05/28/2008	
PAGE TITLE			
<b>Front Flex Support</b>			
 Apple Inc.		DRAWING NUMBER	DATE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		48 OF 109	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

8

7

6

5



4

3



2

1

NOTE: Unused pins have "SMC\_Fxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC\_PB3: SMC\_IG\_THROTTLE\_L for MG systems. Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)



SYNC MASTER=T18 MLB SYNC DATE=06/26/2008

SMC  
Apple Inc.

DRAWING NUMBER: 051-7898  
REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 49 OF 109  
SHEET: 1 OF 1

8

7

6

5

4

3

2

1



8

7

6

5


4

3


2

1

### SMC Reset "Button" / Brownout Detect




### SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381912		ALL	IBL40002-33, INTERSIL


### MCP\_SAFE\_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE




### SMC FSB to 3.3V Level Shifting





### System (Sleep) LED Circuit



### SMC Crystal Circuit



### Debug Power "Button"



SYNC MASTER=YUAN.MA SYNC DATE=05/28/2008

<b>SMC Support</b>	
Apple Inc.	DRAWING NUMBER <b>051-7898</b>
REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE <b>50 OF 109</b>	SHEET <b>5</b>

8

7

6

5


4

3


2

1


# LPC+SPI Connector




## Alternate SPI ROM Support



## SPI MUX BYPASS




SYNC MASTER=CHANGZHANG		SYNC DATE=05/09/2008	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		51 OF 109	
SHEET		SHEET	




SYNC MASTER=BEN		SYNC DATE=04/21/2008	
K24 SMBUS CONNECTIONS			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		52 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter




PBUS VOLTAGE SENSE ENABLE & FILTER




SYNC MASTER=YUNWU		SYNC DATE=02/04/2008	
PAGE TITLE			
<b>VOLTAGE SENSING</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		53 OF 109	
		SHEET	
		CURRENT DESIGN SHEET	


### MCP VCore Current Sense Filter




### MCP MEM VDD Current Sense



### CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




### CPU VCore Load Side Current Sense / Filter



### BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)




NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008

INA213 has gain of 50V/V

PLACE U5403 AND C5418 NEAR R7008

For engineering, stuff U5313 and unstuff R5330  
For production, stuff R5330 and unstuff U5313

### DC-IN (AMON) CURRENT SENSE




SYNC MASTER=YUNWU SYNC DATE=12/17/2008


### Current Sensing

Apple Inc.		DRAWING NUMBER	5151
		051-7898	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### CPU T-Diode Thermal Sensor




### MCP T-Diode Thermal Sensor




REPLACED 518S0521 WITH 518S0519

SYNC MASTER=YUNWU		SYNC DATE=03/20/2008	
PAGE TITLE			
<b>Thermal Sensors</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		55 OF 109	




SYNC MASTER=CHANGZHANG		SYNC DATE=01/18/2008	
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

### PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
	V+	800A		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA MAX	10 OHM	0.6 V	36E-3 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


### KEYBOARD CONNECTOR



### ISOLATION CIRCUIT




### SMC\_MANUAL\_RESET LOGIC



### Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180406	31180447		ALL	NXP PART AS ALTERNATE

### TPAD BUTTONS DISABLE



SYNC MASTER=YUAN.MA SYNC DATE=04/22/2008

WELLSPRING 1

Apple Inc.  
051-7898 D  
C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


57 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS




### BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812, R5813, C5818 MODIFIED



### IPD FLEX CONNECTOR




### 3V3 LDO FOR IPD




### KEYBOARD BACKLIGHT DRIVING AND DETECTION

To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH = keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 TURNED ON FOR BEST MLB CONFIG  
 R5853 ALWAYS PRESENT



### KBD BACKLIGHT CONNECTOR


SYNC MASTER=YUAN.MA		SYNC DATE=05/09/2008	
PAGE TITLE			
WELLSPRING 2		DRAWING NUMBER	
Apple Inc.		051-7898 D	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 109	
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		SHEET	



Analog SMS


R5921 PULLS UP SMS\_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC

Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

SYNC MASTER=YUNWU		SYNC DATE=06/26/2008	
SMS			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
59 OF 109			



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected  
 with R6190, R6191, R5190 and R5191

SYNC MASTER=CHANGZHANG SYNC DATE=05/02/2008

**SPI ROM**


Apple Inc. DRAWING NUMBER 051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

61 OF 109 SHEETS


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



PAGE TITLE AUDIO: CODEC/REGULATOR		SYNC DATE=03/04/2009	
Apple Inc.		DRAWING NUMBER 051-7898 D	REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 62 OF 109	SHEET SHEET
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

LINE INPUT VOLTAGE DIVIDER



CODEC RIN = 20K OHMS  
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)  
 FC\_HP = 3.6 HZ  
 FC\_LP = 43KHZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS




SYNC MASTER=AUDIO		SYNC DATE=01/31/2009	
PAGE TITLE <b>AUDIO: LINE INPUT FILTER</b>			
DRAWING NUMBER 051-7898		REV D	
REVISION C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 109		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS  
AV\_PB = -1V/V, FC\_LPF = 35.2KHZ




SYNC MASTER=AUDIO		SYNC DATE=02/03/2009	
<b>AUDIO: HEADPHONE FILTER</b>			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	65 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

SATELLITE & SUB TWEETER AMPLIFIER


APN:353S2524

SATELLITE 169 HZ < FC < 282 HZ  
 SUB 80 HZ < FC < 132 HZ  
 GAIN 6DB




SYNC MASTER=AUDIO		SYNC DATE=12/18/2008	
PAGE TITLE			
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		66 OF 109	

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX




MIC CONNECTOR  
APN:518S0520



SPEAKER CONNECTOR

APN:518S0519



ANALOG AUDIO IO SWITCH

GPIO0 = 0 AND GPIO1 = 1 --> HP PATH SELECTED  
GPIO0 = 1 AND GPIO1 = 0 --> LI PATH SELECTED

SYNC MASTER=AUDIO		SYNC DATE=03/20/2009	
PAGE TITLE			
<b>AUDIO: JACK</b>			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		BRANCH	
		PAGE	67 OF 109
		SHEET	



8

7

6

5

4

3

2

1


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_0 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0 AND GPIO_1	0X09 (A) AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B LEFT (HEADSET MIC) HP=80HZ, LP=8.82KHZ



PORT B RIGHT (BUILT-IN MIC)



EXTRACTION NOTIFICATION CKT



SYNC MASTER=AUDIO SYNC DATE=03/20/2009  
**AUDIO: JACK TRANSLATORS**

Apple Inc.	DRAWING NUMBER 051-7898
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION C.0.0
	PAGE 68 OF 109

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8

7

6

5

4


3

2


1

# MagSafe DC Power Jack

CRITICAL  
J6900  
78048-0573  
M-RT-SM




CRITICAL  
F6905  
6AMP-24V  
1206-1




# BIL CONNECTOR

CRITICAL  
J6955  
CPB6312-0101F  
P-ST-SM




# 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



# BATTERY CONNECTOR


518-0359  
CRITICAL  
J6950  
BAT-K24  
M-RT-SM




CRITICAL  
D6950  
RCLAMP2402B  
SC-75



R6950  
10K  
5%  
1/16W  
MF-LF  
402



C6950  
0.1UF  
5%  
25V  
X5R  
402



SYNC MASTER=YUNWU SYNC DATE=12/11/2008

DC-In & Battery Connectors

Apple Inc. DRAWING NUMBER 051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


PAGE 69 OF 109

SHEET

OF


SHEETS

# PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz  
 MAX CURRENT = 7A  
 (??? limited)

AMON PULLDOWN LOGIC



BATTERY CHARGE LIMITING FETS




SYNC MASTER=K24 MLB		SYNC DATE=05/20/2003	
PAGE TITLE			
PBUS Supply/Battery Charger			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		PAGE	
70 OF 109		70 OF 109	
SHEET		PAGE	
70 OF 109		70 OF 109	

# 5V\_S3/3.3V\_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$


$$V_{OUT} = (2 * R_C / R_D) + 2$$



SYNC MASTER=RAYMOND		SYNC DATE=02/08/2008	
PAGE TITLE <b>5V/3.3V SUPPLY</b>			
DRAWING NUMBER 051-7898		REV D	
REVISION C.0.0		BRANCH	
PAGE 72 OF 109		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

# 1.5V/0.75V (DDR3) POWER SUPPLY

$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$



MAX CURRENT = 12A  
PWM FREQ. = 400 KHZ  
PUT ONE BULK CAP NEXT TO THE LOAD  
=PP1V5\_S3\_REG

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

SYNC MASTER=RAYMOND SYNC DATE=01/31/2008

1.5V/0.75V DDR3 SUPPLY

Apple Inc.


DRAWING NUMBER: 051-7898 D

REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

73 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 \*\*ON THE CPU PAGE\*\* PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

# IMVP6 CPU VCore Regulator

MIN LINE WIDTH	MIN NECK WIDTH
1.5 MM	0.25 MM

MIN LINE WIDTH	MIN NECK WIDTH
0.25 MM	0.25 MM

MIN LINE WIDTH	MIN NECK WIDTH
0.25 MM	0.20 MM
0.25 MM	0.20 MM
0.50 MM	0.20 MM
0.25 MM	0.20 MM
0.25 MM	0.20 MM
0.25 MM	0.20 MM
0.25 MM	0.20 MM
0.25 MM	0.20 MM
0.25 MM	0.20 MM
0.25 MM	0.20 MM
0.25 MM	0.25 MM
0.25 MM	0.25 MM

SYNC MASTER=RAYMOND SYNC DATE=01/31/2008

**IMVP6 CPU VCore Regulator**


Apple Inc. 051-7898 D

REVISION: C.0.0

74 OF 109

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED

# MCP VCORE POWER SUPPLY



VID<2:0>	MCP TARGET
000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V

SYNC MASTER=K19 MLB SYNC DATE=12/10/2008

**MCP CORE REGULATOR**

Apple Inc.

DRAWING NUMBER: 051-7898 D


REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 75 OF 109

SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


# CPUVTT POWER SUPPLY




SYNC MASTER=RAYMOND		SYNC DATE=02/08/2008	
CPU VTT(1.05V) SUPPLY			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		76 OF 109	
SHEET		CURRENT DESIGN SHEET	




# 1.8V S0 SWITCHER



## 1.05V S0 PLL LDO




## MCP 1.05V S5 (AUXC) SUPPLY





SYNC MASTER=RAYMOND		SYNC DATE=01/23/2008	
MISC POWER SUPPLIES			
Apple Inc.		DRAWING NUMBER	REV
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		77 OF 109	

Power Control Signals


State	PMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




3.3V\_S0, 1.8V\_S0 ENABLE  
MCPDDR, CPUVTT, MCPCORES0 ENABLE  
1.5V\_S0 AND 1.05V\_S0 ENABLE




VOLTAGE MONITOR



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



OTHER S0 RAILS PGOOD



SYNC MASTER=YUAN.MA SYNC DATE=12/11/2008

**POWER SEQUENCING**

Apple Inc.


DRAWING NUMBER: 051-7898 D  
REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


PAGE: 78 OF 109  
SHEET: 1 OF 1

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


### 3.3V S3 FET



### 3.3V S0 FET




### 5.0V S0 FET




### 1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)



### MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM\_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM\_VTT\_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.




SYNC MASTER=YUAN.MA SYNC DATE=12/11/2008

### POWER FETS


Apple Inc.	DRAWING NUMBER	051-7898	SIZE	D	
	REVISION	C.0.0			
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				PAGE	79 OF 109
II NOT TO REPRODUCE OR COPY IT				SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

CHECK IF LVDS\_IG\_PANEL\_PWR GLITCHES ON POWER UP

LCD CONNECTOR  
LVDS CONNECTOR: 518S0650




PAGE TITLE		SYNC DATE=04/04/2008	
<b>LVDS CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
90 OF 109		8	




SYNC MASTER=AMASON		SYNC DATE=04/18/2008	
<b>DISPLAYPORT SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 109
		SHEET	

# Port Power Switch



SYNC MASTER=AMASON		SYNC DATE=06/30/2008	
<b>DisplayPort Connector</b>			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		94 OF 109	

\*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \* LVDS\_IG\_BKL\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	6	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719,R9720,R9721,R9722		BKLT_ENG
116S0005	1	RES,1/16W,0.1 OHM,1%,0402,SM	R9700		BKLT_ENG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353B2670	1	IC,LP8543,MIT LED BKLT CTRLR,QFN24,PROD	U9701	CRITICAL	

SYNC MASTER=KIRAN SYNC DATE=12/05/2008

LCD BACKLIGHT DRIVER

Apple Inc.  
 051-7898  
 C.0.0  
 97 OF 109



PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.4 A (EDP)

SYNC MASTER=YITE		SYNC DATE=06/30/2008	
<b>LCD Backlight Support</b>			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	98 OF 109
		SHEET	



### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	-50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	-50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4x signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe. DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps. Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s. DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2x signals / groups shown in signal table on right. Signals within each 2x group should be matched within 20 ps. ADTSTB#s should be matched +/- 300 ps. Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSTB#.

FSB 1x signals shown in signal table on right. Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer. Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	-50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_BMIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2+1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

### MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	-50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

### FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

### CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	9C4 1303
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	9C4 1306
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	9C4 1306
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	9C4 1306
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	984 9C4 13C3 1303
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	984 1306
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	984 1306
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	984 1306
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	9C2 13B3 13C3
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	9C2 1306
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	9C2 1306
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	9C2 1306
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	982 9C2 13B3
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	982 1306
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	982 1306
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	982 1306
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	908 13C6 1306
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	908 1386
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB ADSTB L<0>	908 1386
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	9C8 908 13C6
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB ADSTB L<1>	9C8 1386
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	906 1386
FSB_BREQ0_1	FSB_50S	FSB_1X	FSB BREQ0 L	906 1386
FSB_BREQ1_1	FSB_50S	FSB_1X	FSB BREQ1 L	1386
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	906 1383
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	906 1383
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	906 1386
FSB_CPURST_1	FSB_50S	FSB_1X	FSB CPURST L	906 12C2 13A3
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	906 13A6
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	906 1386
CPU_ASYN	CPU_50S	CPU_AGTL	CPU A20M L	9C8 13A3
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	882 984
CPU_FERR_1	CPU_50S	CPU_BMIL	CPU FERR L	9C8 13B7
CPU_ASYN	CPU_50S	CPU_AGTL	CPU IGNNE L	9C8 13A3
CPU_INIT_1	CPU_50S	CPU_AGTL	CPU INIT L	906 13A3
CPU_ASYN_0	CPU_50S	CPU_AGTL	CPU INTR	9C8 13A3
CPU_ASYN_0	CPU_50S	CPU_AGTL	CPU NMI	988 13A3
CPU_PROCHOT_1	CPU_50S	CPU_AGTL	CPU PROCHOT L	9C5 13B6 4104 6208
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	982 12C7 13A3
CPU_ASYN	CPU_50S	CPU_AGTL	CPU SMI L	988 13A3
CPU_ASYN	CPU_50S	CPU_AGTL	CPU STPCLK L	9C8 13A3
PM_THERMTRIP_1	CPU_50S	CPU_BMIL	PM THERMTRIP L	9C6 13B7 4104
FSB_CPUSLP_1	CPU_50S	CPU_AGTL	FSB CPUSLP L	982 13A3
CPU_FROD_SB	CPU_50S	CPU_AGTL	CPU DPRSLP L	982 13A3
CPU_DPRSTP_1	CPU_50S	CPU_AGTL	CPU DPRSTP L	982 13A3 62C7
CPU_ASYN	CPU_50S	CPU_AGTL	FSB DPWR L	982 13A3
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_VDD	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_GND	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_VCC	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_GND	13A6
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	986 13B3
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	986 13B3
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	12C3 13B3
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	12C3 13B3
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	13A4
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	13A4
CPU_IERR_1	CPU_50S		CPU IERR L	906
PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	26C7 6208
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	62C7
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	984 25B1
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	983
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	983
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	986 9C6 12B3
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	986 9C6 12B3
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	986 9C6 12B3
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	9A6 9C6 12B6
XDP_TRST_1	CPU_50S	CPU_ITP	XDP TRST L	9A6 9C6 12B3
XDP_BPM_1	CPU_50S	CPU_ITP	XDP BPM L<4..0>	9C4 12C6
XDP_BPM_1.5	CPU_50S	CPU_ITP	XDP BPM L<5>	9C5 12C6
(FSB_CPURST_1)	CPU_50S	CPU_ITP	XDP CPURST L	12C4
CPU_VID<6..0>	CPU_50S	CPU_BMIL	CPU VID<6..0>	1086 62C7
CPU_VID<6..0>	CPU_50S	CPU_BMIL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	10A5 62A5
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	10A5 62A5
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	

SYNC MASTER=T18 MLB SYNC DATE=01/04/2008

### CPU/FSB Constraints

Apple Inc.	051-7898	D
REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:	PAGE 100 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET	
II NOT TO REPRODUCE OR COPY IT	SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET	
IV ALL RIGHTS RESERVED	SHEET	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_ZOTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\*-style wildcards!

**DDR2:**  
 DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

**DDR3:**  
 DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_TYPE		
	PHYSICAL	SPACING			
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK P<5..0>	1485	26C5 26C7
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK N<5..0>	1485	26C5 26C7
MEM_A_CMTI	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>	1445	26D5 26D7
MEM_A_CMTI	MEM_40S_VDD	MEM_CTRL	MEM_A_CS I<3..0>	1485	26C5 26C7
MEM_A_CMTI	MEM_40S_VDD	MEM_CTRL	MEM_A_ODT<3..0>	1485	26C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A A<14..0>	1485	14C5 26C5 26C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A BA<2..0>	14C5	26C5 26C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A RAS I	14C5	26C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A CAS I	14C5	26C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A WE I	14C5	26C7
MEM_A_DO_BVTF0	MEM_40S	MEM_DATA	MEM_A DQ<7..0>	1487	26C2 26C4 26D2 26D4
MEM_A_DO_BVTF1	MEM_40S	MEM_DATA	MEM_A DQ<15..8>	1487	26C2 26C4
MEM_A_DO_BVTF2	MEM_40S	MEM_DATA	MEM_A DQ<23..16>	1487	14C7 26B2 26B4 26C2 26C4
MEM_A_DO_BVTF3	MEM_40S	MEM_DATA	MEM_A DQ<31..24>	14C7	26C2 26C4
MEM_A_DO_BVTF4	MEM_40S	MEM_DATA	MEM_A DQ<39..32>	14C7	26B5 26B7 26C5 26C7
MEM_A_DO_BVTF5	MEM_40S	MEM_DATA	MEM_A DQ<47..40>	14C7	14D7 26B5 26B7
MEM_A_DO_BVTF6	MEM_40S	MEM_DATA	MEM_A DQ<55..48>	14D7	26B5 26B7
MEM_A_DO_BVTF7	MEM_40S	MEM_DATA	MEM_A DQ<63..56>	14D7	26A5 26A7 26B5 26B7
MEM_A_DM<0>	MEM_40S	MEM_DATA	MEM_A DM<0>	14A7	26C4
MEM_A_DM<1>	MEM_40S	MEM_DATA	MEM_A DM<1>	14A7	26C2
MEM_A_DM<2>	MEM_40S	MEM_DATA	MEM_A DM<2>	1487	26B4
MEM_A_DM<3>	MEM_40S	MEM_DATA	MEM_A DM<3>	1487	26C2
MEM_A_DM<4>	MEM_40S	MEM_DATA	MEM_A DM<4>	1487	26B5
MEM_A_DM<5>	MEM_40S	MEM_DATA	MEM_A DM<5>	1487	26B7
MEM_A_DM<6>	MEM_40S	MEM_DATA	MEM_A DM<6>	1487	26B5
MEM_A_DM<7>	MEM_40S	MEM_DATA	MEM_A DM<7>	1487	26A7
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS P<0>	14D5	26C2
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A DQS N<0>	14D5	26D2
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS P<1>	14D5	26C4
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A DQS N<1>	14D5	26C4
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS P<2>	14D5	26B2
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A DQS N<2>	14D5	26C2
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS P<3>	14D5	26C4
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A DQS N<3>	14D5	26C4
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS P<4>	14D5	26B7
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A DQS N<4>	14D5	26B7
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS P<5>	14D5	26B5
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A DQS N<5>	14D5	26B5
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS P<6>	14D5	26B7
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A DQS N<6>	14D5	26B7
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS P<7>	14D5	26A5
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A DQS N<7>	14D5	26A5
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK P<5..0>	1481	27C5 27C7
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK N<5..0>	1481	27C5 27C7
MEM_B_CMTI	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>	1441	27D5 27D7
MEM_B_CMTI	MEM_40S_VDD	MEM_CTRL	MEM_B_CS I<3..0>	1481	27C5 27C7
MEM_B_CMTI	MEM_40S_VDD	MEM_CTRL	MEM_B_ODT<3..0>	1481	27C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B A<14..0>	1481	14C1 27C5 27C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B BA<2..0>	14C1	27C5 27C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B RAS I	14C1	27C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B CAS I	14C1	27C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B WE I	14C1	27C7
MEM_B_DO_BVTF0	MEM_40S	MEM_DATA	MEM_B DQ<7..0>	1483	27C2 27C4 27D2 27D4
MEM_B_DO_BVTF1	MEM_40S	MEM_DATA	MEM_B DQ<15..8>	1483	27C2 27C4
MEM_B_DO_BVTF2	MEM_40S	MEM_DATA	MEM_B DQ<23..16>	1483	14C3 27C2 27C4
MEM_B_DO_BVTF3	MEM_40S	MEM_DATA	MEM_B DQ<31..24>	14C3	27B2 27B4 27C2 27C4
MEM_B_DO_BVTF4	MEM_40S	MEM_DATA	MEM_B DQ<39..32>	14C3	27B5 27B7 27C5 27C7
MEM_B_DO_BVTF5	MEM_40S	MEM_DATA	MEM_B DQ<47..40>	14C3	14D3 27B5 27B7
MEM_B_DO_BVTF6	MEM_40S	MEM_DATA	MEM_B DQ<55..48>	14D3	27B5 27B7
MEM_B_DO_BVTF7	MEM_40S	MEM_DATA	MEM_B DQ<63..56>	14D3	27A5 27A7 27B5 27B7
MEM_B_DM<0>	MEM_40S	MEM_DATA	MEM_B DM<0>	14A3	27C4
MEM_B_DM<1>	MEM_40S	MEM_DATA	MEM_B DM<1>	14A3	27C2
MEM_B_DM<2>	MEM_40S	MEM_DATA	MEM_B DM<2>	1483	27C2
MEM_B_DM<3>	MEM_40S	MEM_DATA	MEM_B DM<3>	1483	27B4
MEM_B_DM<4>	MEM_40S	MEM_DATA	MEM_B DM<4>	1483	27B5
MEM_B_DM<5>	MEM_40S	MEM_DATA	MEM_B DM<5>	1483	27B7
MEM_B_DM<6>	MEM_40S	MEM_DATA	MEM_B DM<6>	1483	27B5
MEM_B_DM<7>	MEM_40S	MEM_DATA	MEM_B DM<7>	1483	27A7
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS P<0>	14D1	27C2
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B DQS N<0>	14D1	27D2
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS P<1>	14D1	27C4
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B DQS N<1>	14D1	27C4
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS P<2>	14D1	27C4
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B DQS N<2>	14D1	27C4
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS P<3>	14D1	27B2
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B DQS N<3>	14D1	27C2
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS P<4>	14D1	27B7
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B DQS N<4>	14D1	27B7
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS P<5>	14D1	27B5
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B DQS N<5>	14D1	27B5
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS P<6>	14D1	27B7
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B DQS N<6>	14D1	27B7
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS P<7>	14D1	27A5
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B DQS N<7>	14D1	27A5
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	15C6	
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	15C6	

SYNC MASTER=T18 MLB SYNC DATE=01/04/2008

PAGE TITLE

Memory Constraints

Apple Inc. 051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

101 OF 109 SHEETS

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
 SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_90D_HDD	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCIE_90D	PCIE	PCIE MINI R2D P	405 29C7
	PCIE_90D	PCIE	PCIE MINI R2D N	405 29C7
	PCIE_90D	PCIE	PCIE MINI R2D C P	1683 29C5
	PCIE_90D	PCIE	PCIE MINI R2D C N	1683 29C5
	PCIE_90D	PCIE	PCIE MINI D2R P	405 1686 29C7
	PCIE_90D	PCIE	PCIE MINI D2R N	405 1686 29C7
	PCIE_90D	PCIE	PCIE FW R2D P	34C3
	PCIE_90D	PCIE	PCIE FW R2D N	34C3
	PCIE_90D	PCIE	PCIE FW R2D C P	1683 34C1
	PCIE_90D	PCIE	PCIE FW R2D C N	1683 34C1
	PCIE_90D	PCIE	PCIE FW D2R P	1686 34C1
	PCIE_90D	PCIE	PCIE FW D2R N	1686 34C1
	PCIE_90D	PCIE	PCIE FW D2R C P	34C3
	PCIE_90D	PCIE	PCIE FW D2R C N	34C3
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	16C3 29C5
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	16C3 29C5
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CONN P	405 29C7
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CONN N	405 29C7
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FC P	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FC N	
	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP PEX CLK COMP	16A6
	DP_100D	DISPLAYPORT	TMDS IG_TXC P	
	DP_100D	DISPLAYPORT	TMDS IG_TXC N	
	DP_100D	DISPLAYPORT	TMDS IG_TXD P<3..0>	
	DP_100D	DISPLAYPORT	TMDS IG_TXD N<3..0>	
	DP_ML	DP	DP ML P<3..0>	4901 79C1 79C8
	DP_ML	DP	DP ML C P<3..0>	79C2 79C7
	DP_ML	DP	DP ML N<3..0>	4901 79C1 79C8
	DP_ML	DP	DP ML C N<3..0>	79C2 79C7
	DP_AUX_CH	DP	DP IG_AUX_CH P	1786 49C7
	DP_AUX_CH	DP	DP IG_AUX_CH N	1786 49C7
	DP_AUX_CH	DP	DP AUX_CH_SW P	49C6
	DP_AUX_CH	DP	DP AUX_CH_SW N	49C5
	DP_AUX_CH	DP	DP_AUX_CH_C P	49C4 79C8
	DP_AUX_CH	DP	DP_AUX_CH_C N	49C4 79C8
	MCP_HDMI_RSET	MCP_DV_COMP	MCP HDMI RSET	17A6 23C7
	MCP_HDMI_VPROBE	MCP_DV_COMP	MCP HDMI VPROBE	17A6 23C7
	LVDS_IG_A_CLK	LVDS	LVDS IG A_CLK P	1783 68B3
	LVDS_IG_A_CLK	LVDS	LVDS IG A_CLK F P	4C7 68C2
	LVDS_IG_A_CLK	LVDS	LVDS IG A_CLK N	1783 68B3
	LVDS_IG_A_CLK	LVDS	LVDS IG A_CLK F N	4C7 68C2
	LVDS_IG_A_DATA	LVDS	LVDS IG A_DATA P<2..0>	4C7 1783 68C2
	LVDS_IG_A_DATA	LVDS	LVDS IG A_DATA N<2..0>	4C7 1783 68C2
	DP_ML	DP	DP ML_CONN P<3..0>	79C3 79C4 79C5
	DP_ML	DP	DP ML_CONN N<3..0>	79C3 79C4 79C5
	MCP_IFPAB_RSET	MCP_DV_COMP	MCP IFPAB RSET	17A3 23C6
	MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP IFPAB VPROBE	17A3 23C6
	SATA_HDD_R2D	SATA	SATA HDD R2D C P	1904 37A2
	SATA_HDD_R2D	SATA	SATA HDD R2D C N	1904 37A2
	SATA_HDD_R2D	SATA	SATA HDD R2D P	487 37A5
	SATA_HDD_R2D	SATA	SATA HDD R2D N	487 37A5
	SATA_HDD_R2D	SATA	SATA HDD R2D UF P	37A4
	SATA_HDD_R2D	SATA	SATA HDD R2D UF N	37A4
	SATA_HDD_D2R	SATA	SATA HDD D2R P	1904 37B2
	SATA_HDD_D2R	SATA	SATA HDD D2R N	1904 37B2
	SATA_HDD_D2R	SATA	SATA HDD D2R C P	487 37B5
	SATA_HDD_D2R	SATA	SATA HDD D2R C N	487 37B5
	SATA_HDD_D2R	SATA	SATA HDD D2R UF P	37B4
	SATA_HDD_D2R	SATA	SATA HDD D2R UF N	37B4
	SATA_ODD_R2D	SATA	SATA ODD R2D C P	1904 37C3
	SATA_ODD_R2D	SATA	SATA ODD R2D C N	1904 37C3
	SATA_ODD_R2D	SATA	SATA ODD R2D P	487 37C6
	SATA_ODD_R2D	SATA	SATA ODD R2D N	487 37C6
	SATA_ODD_R2D	SATA	SATA ODD R2D UF P	37C4
	SATA_ODD_R2D	SATA	SATA ODD R2D UF N	37C4
	SATA_ODD_D2R	SATA	SATA ODD D2R P	1904 37C3
	SATA_ODD_D2R	SATA	SATA ODD D2R N	1904 37C3
	SATA_ODD_D2R	SATA	SATA ODD D2R C P	487 37C6
	SATA_ODD_D2R	SATA	SATA ODD D2R C N	487 37C6
	SATA_ODD_D2R	SATA	SATA ODD D2R UF P	37C4
	SATA_ODD_D2R	SATA	SATA ODD D2R UF N	37C4
	MCP_SATA_TERM	SATA_TERM	MCP SATA TERM	19A6

SYNC MASTER=T18 MLB SYNC DATE=01/04/2008

MCP Constraints 1

Apple Inc.

051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

102 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

**PCI Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

**LPC Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

**USB 2.0 Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

**SMBus Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

**HDA Audio Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

**SIO Signal Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

**SPI Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	12C3 1807
PCI_AD	PCI_55S	PCI	PCI AD<23..8>	
PCI_AD24	PCI_55S	PCI	PCI AD<24>	
PCI_AD	PCI_55S	PCI	PCI AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI PAR	
PCI_C_BE_I	PCI_55S	PCI	PCI C BE I<3..0>	
PCI_CNTL	PCI_55S	PCI	PCI IRDY L	
PCI_CNTL	PCI_55S	PCI	PCI DEVSEL L	
PCI_CNTL	PCI_55S	PCI	PCI PERR L	
PCI_CNTL	PCI_55S	PCI	PCI SERR L	
PCI_CNTL	PCI_55S	PCI	PCI STOP L	
PCI_CNTL	PCI_55S	PCI	PCI TRDY L	
PCI_CNTL	PCI_55S	PCI	PCI FRAME L	
PCI_REQ0_I	PCI_55S	PCI	PCI REQ0 L	1802 1807
PCI_GNT0_I	PCI_55S	PCI	PCI GNT0 L	
PCI_REQ1_I	PCI_55S	PCI	PCI REQ1 L	1802 1807
PCI_GNT1_I	PCI_55S	PCI	PCI GNT1 L	
PCI_INTW_I	PCI_55S	PCI	PCI INTW L	
PCI_INTX_I	PCI_55S	PCI	PCI INTX L	
PCI_INTY_I	PCI_55S	PCI	PCI INTY L	
PCI_INTZ_I	PCI_55S	PCI	PCI INTZ L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI CLK33M MCP R	18C5
	CLK_PCI_55S	CLK_PCI	PCI CLK33M MCP	18C5
LPC_AD	LPC_55S	LPC	LPC AD<3..0>	18B3 40C8 4203 4205
LPC_FRAME_I	LPC_55S	LPC	LPC FRAME L	18C3 40C8 4205
LPC_RESET_I	LPC_55S	LPC	LPC RESET L	18C3 2404
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	18B3 24B4
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	24B1 40C8
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	24B1 4203
USB_EXTA	USB_90D	USB	USB EXTA P	1903 38A8
	USB_90D	USB	USB EXTA N	1903 38A8
	USB_90D	USB	USB EXTA MUXED P	38C4
	USB_90D	USB	USB EXTA MUXED N	38C4
	USB_90D	USB	CONN USB EXTA P	38C3
	USB_90D	USB	CONN USB EXTA N	38C3
USB_CAMERA	USB_90D	USB	USB CAMERA P	1903 29B5
	USB_90D	USB	USB CAMERA N	1903 29B5
	USB_90D	USB	USB CAMERA CONN P	405 29B7
	USB_90D	USB	USB CAMERA CONN N	405 29B7
USB_BT	USB_90D	USB	USB BT P	1903 29B5
	USB_90D	USB	USB BT N	1903 29B5
	USB_90D	USB	CONN USB2 BT P	405 29B7
	USB_90D	USB	CONN USB2 BT N	405 29B7
USB_TPAD	USB_90D	USB	USB TPAD P	1903 48B8
	USB_90D	USB	USB TPAD N	1903 48B8
	USB_90D	USB	USB TPAD R P	48B7
	USB_90D	USB	USB TPAD R N	48B7
USB_IR	USB_90D	USB	USB IR P	1903 3907
	USB_90D	USB	USB IR N	1903 3907
USB_EXTB	USB_90D	USB	USB EXTB P	19C3 38A4
	USB_90D	USB	USB EXTB N	19C3 38A4
	USB_90D	USB	CONN USB EXTB P	38B3
	USB_90D	USB	CONN USB EXTB N	38B3
USB_CARD	USB_90D	USB	USB CARDREADER P	19C3 30C7
	USB_90D	USB	USB CARDREADER N	19C3 30C7
MCP_USB_RBIA5	MCP_USB_RBIA5		MCP_USB_RBIA5 GND	19C4
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP 0 CLK	12B6 20C3 43B8
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP 0 DATA	12B6 20C3 43B8
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS MCP 1 CLK	20C3 43B8
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS MCP 1 DATA	20C3 43B8
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK	20A2 52C7
	HDA_55S	HDA	HDA BIT CLK R	20A7 20D4
HDA_SYNC	HDA_55S	HDA	HDA SYNC	20A2 52C7
	HDA_55S	HDA	HDA SYNC R	20A7 20D4
HDA_RST_I	HDA_55S	HDA	HDA RST R L	20A7 20D4
	HDA_55S	HDA	HDA RST L	20A2 52C7
HDA_SDINO	HDA_55S	HDA	HDA SDINO	20A7 52C7
	HDA_55S	HDA	HDA SDIN CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	20A2 52C7
	HDA_55S	HDA	HDA SDOUT R	20A7 20D4
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	20C7
MCP_SIO_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK R	20B3 24B4
	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	24B1 40C5
SPI_CLK	SPI_55S	SPI	SPI CLK R	20B3 42A5 42C7
	SPI_55S	SPI	SPI CLK	41C5
	SPI_55S	SPI	SPI ALT CLK	42C5 42D3
SPI_MOSI	SPI_55S	SPI	SPI MOSI R	20B3 42A5 42C7
	SPI_55S	SPI	SPI MOSI	51C4
	SPI_55S	SPI	SPI ALT MOSI	42C5 42D3
SPI_MISO	SPI_55S	SPI	SPI MISO	20B3 42A5 42B7
	SPI_55S	SPI	SPI MISO R	51C4
	SPI_55S	SPI	SPI ALT MISO	42B5 42D5
SPI_CS0	SPI_55S	SPI	SPI CS0 R L	20B3 42B7
	SPI_55S	SPI	SPI CS0 L	
	SPI_55S	SPI	SPI CS1 R L	
	SPI_55S	SPI	SPI CS1 R L USE_MLB	

SYNC MASTER=T18 MLB SYNC DATE=12/14/2007

**MCP Constraints 2**

Apple Inc. 051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE 103 OF 109 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	-STANDARD	7.5 MIL	7.5 MIL	-STANDARD	-STANDARD	-STANDARD
ENET_MII_558	*	-55_OHM_SE	-55_OHM_SE	-55_OHM_SE	-55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	1706
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	1706
MCP_CLK25M_BUF0	ENET_MII_558	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	1703 32A5
	ENET_MII_558	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	3186 32A3
ENET_INTR_L	ENET_MII_558	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_558	ENET_MII	ENET_MDIO	1703 3186
ENET_MDC	ENET_MII_558	ENET_MII	ENET_MDC	1703 3186
ENET_PWDOWN_L	ENET_MII_558	ENET_MII	ENET_PWDOWN_L	
	ENET_MII_558	ENET_MII	ENET_CLK125M_RXCLK_R	3104
ENET_RXCLK	ENET_MII_558	ENET_MII	ENET_CLK125M_RXCLK	1706 31C1
	ENET_MII_558	ENET_MII	ENET_RXD_R<3..0>	3104
ENET_RXD	ENET_MII_558	ENET_MII	ENET_RXD<0>	1706 31C1
ENET_RXD_SCRAP	ENET_MII_558	ENET_MII	ENET_RXD<3..1>	1706 31C1
ENET_RXD	ENET_MII_558	ENET_MII	ENET_RX_CTRL	1706 3181
	ENET_MII_558	ENET_MII	ENET_RXCTL_R	3184
	ENET_MII_558	ENET_MII	ENET_CLK125M_TXCLK_R	3104
ENET_TXCLK	ENET_MII_558	ENET_MII	ENET_CLK125M_TXCLK	1703 3108
ENET_TXD	ENET_MII_558	ENET_MII	ENET_TXD<0>	1703 3108
ENET_TXD	ENET_MII_558	ENET_MII	ENET_TXD<3..1>	1703 3108
ENET_TXD	ENET_MII_558	ENET_MII	ENET_TX_CTRL	1703 3186
	ENET_MII_558	ENET_MII	ENET_RESET_L	1703 3187
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	3183 3388 33C8
	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>	3183 3388 33C8
	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_P<3..0>	3384 33C4 33C5
	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_N<3..0>	3384 33C4 33C5

SYNC MASTER=T18 MLB SYNC DATE=03/19/2008

**Ethernet Constraints**

Apple Inc. DRAWING NUMBER 051-7898 D  
 REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE 104 OF 109 SHEET  
 <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	+110_0HM_DIFF	+110_0HM_DIFF	+110_0HM_DIFF	+110_0HM_DIFF	+110_0HM_DIFF	+110_0HM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_2P	*	+111_SPACING	7

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	+55_0HM_SE	+55_0HM_SE	+55_0HM_SE	+55_0HM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	+3X_DIELECTRIC	7

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
FW_P0_TPA_P	FW_110D	FW_TP	FW_P0_TPA_P	3486 36C4
FW_P0_TPA_N	FW_110D	FW_TP	FW_P0_TPA_N	3486 36C4
FW_P0_TPB_P	FW_110D	FW_TP	FW_P0_TPB_P	3486 36C4
FW_P0_TPB_N	FW_110D	FW_TP	FW_P0_TPB_N	3486 36C4
FW_P1_TPA_P	FW_110D	FW_TP	FW_P1_TPA_P	3486 3688
FW_P1_TPA_N	FW_110D	FW_TP	FW_P1_TPA_N	3486 3688
FW_P1_TPB_P	FW_110D	FW_TP	FW_P1_TPB_P	3486 3688
FW_P1_TPB_N	FW_110D	FW_TP	FW_P1_TPB_N	3486 3688
Port 2 Not Used				

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
SD_D<0>	SD_55S	SD_INTERFACE	SD_D<0>	39C2
SD_D<1>	SD_55S	SD_INTERFACE	SD_D<1>	39C2
SD_D<2>	SD_55S	SD_INTERFACE	SD_D<2>	39C2
SD_D<3>	SD_55S	SD_INTERFACE	SD_D<3>	39C2
SD_D<4>	SD_55S	SD_INTERFACE	SD_D<4>	39C2
SD_D<5>	SD_55S	SD_INTERFACE	SD_D<5>	39C2
SD_D<6>	SD_55S	SD_INTERFACE	SD_D<6>	39C2
SD_D<7>	SD_55S	SD_INTERFACE	SD_D<7>	39C2
SD_CLK	SD_55S	SD_INTERFACE	SD_CLK	39C2
SD_CMD	SD_55S	SD_INTERFACE	SD_CMD	39C2

SYNC MASTER=K19 MLB SYNC DATE=12/01/2008

PAGE TITLE		FireWire Constraints	
DRAWING NUMBER		051-7898	D
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_550	SMB	SMBUS_SMC_A_S3_SCL	6C5 605 4302
SMBUS_SMC_A_S3_SDA	SMB_550	SMB	SMBUS_SMC_A_S3_SDA	6C5 605 4302
SMBUS_SMC_B_S0_SCL	SMB_550	SMB	SMBUS_SMC_B_S0_SCL	43C2
SMBUS_SMC_B_S0_SDA	SMB_550	SMB	SMBUS_SMC_B_S0_SDA	43C2
SMBUS_SMC_O_S0_SCL	SMB_550	SMB	SMBUS_SMC_O_S0_SCL	43D5
SMBUS_SMC_O_S0_SDA	SMB_550	SMB	SMBUS_SMC_O_S0_SDA	43D5
SMBUS_SMC_BSA_SCL	SMB_550	SMB	SMBUS_SMC_BSA_SCL	6A7 43C5
SMBUS_SMC_BSA_SDA	SMB_550	SMB	SMBUS_SMC_BSA_SDA	6A7 43C5
SMBUS_SMC_MGMT_SCL	SMB_550	SMB	SMBUS_SMC_MGMT_SCL	43B5
SMBUS_SMC_MGMT_SDA	SMB_550	SMB	SMBUS_SMC_MGMT_SDA	43B5

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	
	1T01_DIFFPAIR		CHGR_CSI_N	
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	
	1T01_DIFFPAIR		CHGR_CSO_N	

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=T18 MLB		SYNC DATE=01/04/2008	
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		106 OF 109	
CURRENT DESIGN SHEET			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	-STANDARD	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

K24 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DIFFPAIR			CHGR CSO_R_P	45A8 59B3
DIFFPAIR			CHGR CSO_R_N	45A8 59B3
DIFFPAIR			CPUTHMSNS_D2_P	46C5
DIFFPAIR			CPUTHMSNS_D2_N	46C5
DIFFPAIR			CPU_THERMD_P	9C6 4605
DIFFPAIR			CPU_THERMD_N	9C6 4605
DIFFPAIR			ISNS_CPUVTT_P	45B7
DIFFPAIR			ISNS_CPUVTT_N	45B7
DIFFPAIR			ISNS_P1V5S0MCP_P	
DIFFPAIR			ISNS_P1V5S0MCP_N	
DIFFPAIR			ISNS_PVCORES0MCP_P	
DIFFPAIR			ISNS_PVCORES0MCP_N	
DIFFPAIR			MCPTHMSNS_D2_P	6C7 46B5
DIFFPAIR			MCPTHMSNS_D2_N	6C7 46B5
DIFFPAIR			MCP_THMDIODE_P	28C3 46B5
DIFFPAIR			MCP_THMDIODE_N	28C3 46B5

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=M97 MLB	
PAGE TITLE	
K24 SPECIAL CONSTRAINTS	
 Apple Inc.	DRAWING NUMBER 051-7898 D
	REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
	PAGE 107 OF 109
SHEET	



K24 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA_P1MM				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.100 MM	0.224 MM	0.224 MM	0.224 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_P1MM	STANDARD
MEM_40S_VDD	BGA_P1MM	STANDARD

SYNC MASTER=M97 MLB

**K24 RULE DEFINITIONS**

Apple Inc.

DRAWING NUMBER: 051-7898  
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 109 OF 109  
 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>