

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
C		681298	PRODUCTION RELEASED		
				DATE	DATE
				03/11/09	?

# M97A MLB SCHEMATIC


03/11/2009


Page	Contents	Sync	Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	T17_MLB 08/22/2007	36	SATA Connectors	CHANGZHANG 04/14/2008	71	CPU/FSB Constraints	T18_MLB 01/04/2008
2	System Block Diagram	T18_MLB 12/12/2007	37	External USB Connectors	YUAN_MA 01/18/2008	72	Memory Constraints	T18_MLB 01/04/2008
3	Power Block Diagram	DRAGON 03/13/2008	38	Front Flex Support	YUAN_MA 05/28/2008	73	MCP Constraints 1	T18_MLB 01/04/2008
4	BOM Configuration	M97_MLB	39	SMC	T18_MLB 06/26/2008	74	MCP Constraints 2	T18_MLB 12/14/2007
5	Revision History	M97_MLB	40	SMC Support	YUAN_MA 05/28/2008	75	Ethernet Constraints	T18_MLB 03/19/2008
6	JTAG Scan Chain	BEN 04/04/2008	41	LPC+SPI Debug Connector	CHANGZHANG 05/09/2008	76	SMC Constraints	T18_MLB 01/04/2008
7	FUNC TEST	M97_MLB	42	M97 SMBUS CONNECTIONS	BEN 04/21/2008	77	M97 SPECIAL CONSTRAINTS	M97_MLB
8	Power Aliases	BEN 04/21/2008	43	VOLTAGE SENSING	YUNMU 02/04/2008	78	M97 RULE DEFINITIONS	M97_MLB
9	SIGNAL ALIAS	M97_MLB	44	Current Sensing	YUNMU 04/07/2008			
10	CPU FSB	T18_MLB 12/12/2007	45	Thermal Sensors	YUNMU 03/20/2008			
11	CPU Power & Ground	T18_MLB 12/12/2007	46	Fan	CHANGZHANG 01/18/2008			
12	CPU Decoupling	RAYMOND 03/31/2008	47	WELLSPRING 1	YUAN_MA 04/22/2008			
13	eXtended Debug Port (XDP)	T18_MLB 12/12/2007	48	WELLSPRING 2	YUAN_MA 05/09/2008			
14	MCP CPU Interface	T18_MLB 04/04/2008	49	SMS	YUNMU 06/26/2008			
15	MCP Memory Interface	T18_MLB 04/04/2008	50	SPI ROM	CHANGZHANG 05/02/2008			
16	MCP Memory Misc	T18_MLB 04/04/2008	51	AUDIO: CODEC	AUDIO 07/01/2008			
17	MCP PCIe Interfaces	T18_MLB 04/04/2008	52	AUDIO: MIKEY	AUDIO 07/03/2008			
18	MCP Ethernet & Graphics	T18_MLB 04/04/2008	53	AUDIO: SPEAKER AMP	AUDIO 07/01/2008			
19	MCP PCI & LPC	T18_MLB 04/04/2008	54	AUDIO: JACK	AUDIO 07/01/2008			
20	MCP SATA & USB	T18_MLB 04/04/2008	55	AUDIO: JACK TRANSLATORS	AUDIO 07/01/2008			
21	MCP HDA & MISC	T18_MLB 06/26/2008	56	DC-In & Battery Connectors	JACK 03/13/2008			
22	MCP Power & Ground	T18_MLB 04/04/2008	57	PBUS Supply/Battery Charger	RAYMOND 01/31/2008			
23	MCP79 A01 Silicon Support	T18_MLB 03/08/2008	58	5V/3.3V SUPPLY	RAYMOND 02/08/2008			
24	MCP Standard Decoupling	T18_MLB 04/04/2008	59	1.5V/0.75V DDR3 SUPPLY	RAYMOND 01/31/2008			
25	MCP Graphics Support	T18_MLB 12/12/2007	60	IMVP6 CPU VCore Regulator	RAYMOND 01/31/2008			
26	SB Misc	RAYMOND 04/05/2008	61	MCP VCore Regulator	RAYMOND 01/31/2008			
27	FSB/DDR3 Vref Margining	BEN 03/31/2008	62	CPU VTT(1.05V) SUPPLY	RAYMOND 02/08/2008			
28	DDR3 SO-DIMM Connector A	BEN 06/30/2008	63	MISC POWER SUPPLIES	RAYMOND 01/23/2008			
29	DDR3 SO-DIMM Connector B	BEN 05/09/2008	64	POWER SEQUENCING	YUAN_MA 04/22/2008			
30	DDR3 Support	T18_MLB 04/04/2008	65	POWER FETS	YUAN_MA 04/04/2008			
31	Right Clutch Connector	YITE 04/22/2008	66	LVDS CONNECTOR	NMARTIN 04/04/2008			
32	VENICE CONNECTOR	YITE 03/13/2008	67	DISPLAYPORT SUPPORT	AMASON 04/18/2008			
33	Ethernet PHY (RTL8211CL)	SUMA 05/23/2008	68	DisplayPort Connector	AMASON 06/30/2008			
34	Ethernet & AirPort Support	SUMA 07/01/2008	69	LCD BACKLIGHT DRIVER	YITE 08/12/2008			
35	ETHERNET CONNECTOR	SUMA 04/04/2008	70	LCD Backlight Support	YITE 06/30/2008			

## POST-RAMP

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7918	1	SCHEM, MLB, M97A	SCH	CRITICAL	
820-2327	1	PCBF, MLB, M97	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX ± _____		DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX ± _____		ENG APPD	MFG APPD		
X.XXX ± _____		QA APPD	DESIGNER		
ANGLES ± _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-7918	REV. C
				SHT 1 OF 109	



**System Block Diagram**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHEET 2	OF 109

# M97A POWER SYSTEM ARCHITECTURE



**Power Block Diagram**  
 SYNC\_MASTER=DRAGON SYNC\_DATE=03/13/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	3		

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9937	PCBA, MLB, BETTER, M97A	M97A_COMMON, CPU_2_0GHZ, EEE_6KM
630-9938	PCBA, MLB, BEST, M97A	M97A_COMMON, CPU_2_4GHZ, EEE_6KN, KB_BL

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6KM]	CRITICAL	EEE_6KM
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6KN]	CRITICAL	EEE_6KN

BOM Groups

BOM GROUP	BOM OPTIONS
M97A_COMMON	COMMON, ALTERNATE, M97A_MCP, M97A_MISC, M97A_DEBUG_PROD, M97A_PROGPARTS
M97A_MCP	MCP_B02, MCP_PROD, MEMRESET_HW, MEMRESET_MCP, BOOT_MODE_USER, MCPSEQ_SMC, MCP_CS1_NO
M97A_MISC	ONEWIRE_PU, BKLT_PLL_NOT, DP_ESD, PROD_BMON, MIKEY
M97A_PROGPARTS	BOOTROM_PROD, SMC_PROD, IR_PROD, WELLSRING_PROD
M97A_DEBUG_ENG	SMC_DEBUG_YES, XDP, XDP_CONN, LPCPLUS, VREFMRGN, TPAD_DEBUG
M97A_DEBUG_PVT	SMC_DEBUG_YES, XDP, LPCPLUS, NO_VREFMRGN
M97A_DEBUG_PROD	SMC_DEBUG_YES, XDP, LPCPLUS_NOT, NO_VREFMRGN

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3693	1	PDC, SLOBB, FRQ, 2.0, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3680	1	PDC, SLBAN, FRQ, 2.4, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
338S0635	1	IC, GMCP, MCP979, 35X35MM, BGA1437, B02	U1400	CRITICAL	MCP_B02

Programmable Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0563	1	IC, SMC, HS8/2117, 9X9MM, TLP, HF	U4900	CRITICAL	SMC_BLANK
341S2444	1	IC, SMC, M97A	U4900	CRITICAL	SMC_PROD
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2440	1	IC, PRGRM, EPI BOOTROM, UNLOCK, M97A	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC, CY7C63833, ENCORE II, USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC, IR CONTROLLER, M97A	U4800	CRITICAL	IR_PROD
337S2983	1	IC, PSOC+ W/ USB, 56 PIN, MLP, CY8C24794	U5701	CRITICAL	WELLSRING_BLANK
341S2348	1	IC, WELLSRING CONTROLLER, M97A	U5701	CRITICAL	WELLSRING_PROD

LOCKED M97A BOOTROM IS 341S2442

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
152S0694	152S0138		ALL	MAGLAYERS AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
353S1381	353S1912		ALL	INTERTEC 284002 AS ALTERNATE
337S3646	337S3693		ALL	NO CPU AS ALTERNATE FOR R0 CPU
337S3639	337S3680		ALL	NO CPU AS ALTERNATE FOR R0 CPU
341S2287	341S2444		ALL	M97 SMC AS ALTERNATE
341S2285	341S2440		ALL	M97 BOOTROM AS ALTERNATE

M97 BOARD STACK-UP



BOM Configuration  
 SYNC\_MASTER=M97\_MLB  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT		OF
NONE	4		109

8

7

6

5

4

3

2

1

Revision History

BOM CHANGES FROM M97:

- REMOVE U5850, L5850, R5854, R5855, C5850, C5855, J5815 ON BETTER BOM.
- STUFF R5932
- CHANGE R6202 FROM 10K(114S315) TO 1K(114S0218).
- STUFF L6300
- NOSTUFF L6301
- UPDATE CPU APNS TO R0 STEPPING
- UPDATE R97A, 630 NUMBERS AND SEE CODES, AND 051 NUMBER.
- UPDATE 341 NUMBERS FOR SMC AND BOOTROM.
- CHANGE U3700 FROM 3850570 TO 3850594, REALTEK PHY WITH ALDPS FIXED.
- ADD MOLEX SODIMM CONNECTORS AS ALTERNATE [105S0198] TO 00HM(116S0004).
- CHANGE R9711, R9722 FROM 10 OHM(114S0538) TO 00HM(116S0004).
- CHANGE R9730 FROM 0.10HM(114S0538) TO 00HM(116S0004).
- CHANGE J3900 FROM 514-0596 TO 514-0636
- CHANGE J4600 AND J4610 FROM 514-0606 TO 514-0638.
- CHANGE J9400 FROM 514-0610 TO 514-0637
- ADD INTERSIL 13L60002(353S1381) AS ALTERNATE FOR TI REF3333(353S1912).

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C

C

B

B

A

A

C

SYNC\_MASTER=M97\_MLB


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	
NONE	5	109	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



1.05V TO 3.3V LEVEL TRANSLATOR (M97: ON ICT FIXTURE)

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

**JTAG Scan Chain**  
 SYNC\_MASTER=BEN SYNC\_DATE=04/04/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	6		

# Functional Test Points



## FUNC TEST

SYNC\_MASTER=M97\_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT OF		
NONE	7 OF 109		




### "S0,S0M" RAILS




### "S3" RAILS




### "G3H" RAILS




### "ENET" RAILS



### "S5" RAILS



### PEX & SATA AVDD/DVDD aliases



**Power Aliases**


SYNC\_MASTER=BEN

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





**SIGNAL ALIAS**

SYNC\_MASTER=M97\_MLB

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	9		



SYNC FROM T18  
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

**CPU FSB**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	NONE	SHT	OF 109



SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL

**CPU Power & Ground**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	11		

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

8

7

6

5

4



3

2

1


### CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805




### VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



### VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402



SYNC FROM T18  
 REMOVE NO STUFF CAPS C1220 TO C1231  
 REMOVE C1244 & C1245  
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling		
SYNC_MASTER=RAYMOND	SYNC_DATE=03/31/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	12		

8

7

6

5


4

3

2

1

### MCP79-specific pinout




SYNC FROM T18  
 CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625  
 RENAME JTAG\_MCP\_TDO TO JTAG\_MCP\_TDO\_CONN  
 RENAME XDP\_TDO TO XDP\_TDO\_CONN

**eXtended Debug Port (XDP)**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHEETS 13	OF 109





Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).





**MCP Memory Interface**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008

---

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHEET 15	OF 109



www.laptopchematics.com


www.laptopchematics.com

www.laptopchematics.com

MCP Memory Misc  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT		OF
NONE	16		109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



**MCP PCIe Interfaces**


SYNC\_MASTER=TI8\_MLB      SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHEETS 17	OF 109



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IPFx at 1.8V  
 Dual-channel TMDS: Power +VDD\_IPFx at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC\_MASTER=TI8\_MLB SYNC\_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	18	109



**MCP PCI & LPC**

SYNC\_MASTER=T18\_MLB      SYNC\_DATE=04/04/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	19		






If all SATA\_Ax & Bx pins are not used, ground DVDD0\_SATA and AVDD0\_SATA.  
 If all SATA\_Cx pins are not used, ground DVDD1\_SATA and AVDD1\_SATA.

**MCP SATA & USB**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	20		





BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.


HDA Output Caps  
 For EMI Reduction on HDA interface



MCP HDA & MISC  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/26/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	NONE	SHT	OF
		21	109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



www.laptopnermatics.com

www.laptopnermatics.com

www.laptopnermatics.com

**MCP Power & Ground**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	22		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com

### 3.3V Interface Pull-ups


These internal pull-ups are missing in Revs A01 & A01P.



www.laptop-schematics.com

### MCP\_SAFE\_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE

RADAR 5925345



www.laptop-schematics.com

#### MCP79 A01 Silicon Support


SYNC\_MASTER=T18\_MLB SYNC\_DATE=03/08/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	24	109



www.laptop-schematics.com







**MCP Standard Decoupling**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7918	
NONE	SHT	OF	109




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.



### HDCP ROM

WF: Open question on which package option(s) nVidia can support.



SYNC FROM T18  
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT  
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672  
 NOSTUFF PP3V3\_S0\_MCP\_DAC RAIL COMPONENTS (L2650 AND C2650)  
 CHANGE C2651 TO R2651 TO GND PP3V3\_S0\_MCP\_DAC

D

C

B

A

D

C

B

A

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

MCP Graphics Support

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	REV.
NONE	26	109	

### RTC Power Sources




### Platform Reset Connections


#### LPC Reset (Unbuffered)




#### PCIE Reset (Unbuffered)




### RTC Crystal




### MCP 25MHz Crystal



### MCP S0 PWRGD & CPU\_VLD



### Reset Button



#### SB Misc

SYNC\_MASTER=RAYMOND SYNC\_DATE=04/05/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SYNC FROM T18  
CHANGE RESET BUTTON TO RESET PADS  
REMOVE UNUSED PCIE RESET SIGNALS  
REMOVE R2824 AND NET PCI\_CLK33M\_SLOT\_A  
CHANGE RTC COIN CELL TO LDO & SUPERCAP  
ALIAS MEM\_VTT\_EN TO =DDRVTT\_EN  
CHANGE Y2810 AND U2850 TO SMALLER PARTS

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	28	109	C



# Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2911	CRITICAL	NO_VREFMRGN

**FSB/DDR3 Vref Margining**  
 SYNC\_MASTER=BEN SYNC\_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	29		

Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_A
- =PP1V5\_S3\_MEM\_A
- =PP0V75\_S0\_MEM\_VTT\_A
- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C\_SODIMMA\_SCL
- =I2C\_SODIMMA\_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYNC\_MASTER=BN SYNC\_DATE=06/30/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	31		


Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_B  
 - =PP1V5\_S3\_MEM\_B  
 - =PP0V75\_S0\_MEM\_VTT\_B  
 - =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)


Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)



"Expansion" (bottom) slot  
 DDR3 SO-DIMM Connector B

SYNC\_MASTER=BNB SYNC\_DATE=05/09/2008


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	NONE	SHT	OF 109
		32	

www.laptop-schematics.com

### DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.




www.laptop-schematics.com

www.laptop-schematics.com

DDR3 Support  
SYNC\_MASTER=T18\_MLB SYNC\_DATE=04/04/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	33		



5V S3 WLAN FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

**AIRPORT**

**ALS CAMERA**


**BLUETOOTH**

**Right Clutch Connector**  
 SYNC\_MASTER=YITE SYNC\_DATE=04/22/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	REV.
NONE	34	109	

www.laptop-schematics.com



www.laptop-schematics.com

VENICE CONNECTOR

SYNC\_MASTER=YITE SYNC\_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	35		


8 7 6 5 4 3 2 1

D C B A

D C B A

8 7 6 5 4 3 2 1





=PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PP1V05\_ENET\_PHY  
 (221mA typ - 1000base-T)  
 (7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

=PP3V3\_ENET\_PHY\_VDDREG  
 If internal switcher is used, must place 1x 22uF &  
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211\_REGOUT  
 If internal switcher is used, must place inductor within 5mm  
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET\_RESET\_L IS NOT ASSERTED WHEN WOL IS ACTIVE.  
 HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.

Reserved for EMI  
 per Realtek request.

**Configuration Settings:**  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)


**Ethernet PHY (RTL8211CL)**  
 SYNC\_MASTER=SUMA SYNC\_DATE=05/23/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE <b>D</b>	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHEET 37	OF 109

### 3.3V ENET FET

@ 2.5V Vgs: CRITICAL  
 Q3810  
 NTR4101P  
 SOT-23-HP

Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)




MOBILE:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P3V3ENET\_EN. Nets separated on ARB for alternate power options.


### WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.




### 1.05V ENET FET



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P1V05ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




### Ethernet & AirPort Support

SYNC\_MASTER=SUMA SYNC\_DATE=07/01/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	38	109

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



ETHERNET CONNECTOR

SYNC\_MASTER=SUMA SYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	39		


### ODD Power Control



### SATA ODD Port



### SATA HDD Port



**SATA Connectors**

SYNC\_MASTER=CHANGZHANG SYNC\_DATE=04/14/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



www.laptop-schematics.com

Port Power Switch

USB PORT A (FRONT PORT)




USB/SMC Debug Mux




USB PORT B (BACK PORT)

**External USB Connectors**  
 SYNC\_MASTER=YUAN.MA SYNC\_DATE=01/18/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	46		



CYPRESS 'ENCORE II' USB CONTROLLER




Front Flex Support  
 SYNC\_MASTER=YUAN.MA SYNC\_DATE=05/28/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	REV.
NONE	48	109	




NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SMC  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/26/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	NONE	SHT	49 OF 109


### SMC Reset "Button" / Brownout Detect




### SMC AVREF Supply




### System (Sleep) LED Circuit




### SMC Crystal Circuit



### Debug Power "Button"



### SMC FSB to 3.3V Level Shifting




39A8	SMC_FAN_1_CTL	NC	SMC_FAN_1_CTL	
39A8	SMC_FAN_2_CTL	NC	SMC_FAN_2_CTL	
39A8	SMC_FAN_3_CTL	NC	SMC_FAN_3_CTL	
39C8	SMC_GPU_THROTTLE_L	SMC	IG_THROTTLE_L	21A4 21B3
39C8	ESTARLDO_EN	NC	ESTARLDO_EN	
56C1 40B2 39C5	SMC_BC_ACOK	MAKE_BASE=TRUE	=CHGR_ACOK	57C5
39C8	SMC_P24	MAKE_BASE=TRUE	TP_SMC_P24	
39C8	SMC_P26	MAKE_BASE=TRUE	SMC_RMON_MUX_SEL	44A5
39C8	SMC_P41	MAKE_BASE=TRUE	TP_SMC_P41	
39A8	SMC_NB_CORE_ISENSE	MAKE_BASE=TRUE	SMC_MCP_CORE_ISENSE	44D5
39A8	SMC_NB_DDR_ISENSE	MAKE_BASE=TRUE	SMC_MCP_DDR_ISENSE	44C5
39A8	ALS_LEFT	MAKE_BASE=TRUE	SMC_CPU_FSB_ISENSE	44B5
39C5	SMC_GPU_VSENSE	MAKE_BASE=TRUE	SMC_MCP_VSENSE	43D6
39D8	SMC_EXCARD_PWR_EN	MAKE_BASE=TRUE	TP_SMC_EXCARD_PWR_EN	
39D8	SMC_RSTGATE_L	MAKE_BASE=TRUE	TP_SMC_RSTGATE_L	
39B8	SMC_PB3	MAKE_BASE=TRUE	NC_SMC_PB3	
39A5	ALS_GAIN	MAKE_BASE=TRUE	NC_ALS_GAIN	
39A8	SMC_ANALOG_ID	MAKE_BASE=TRUE	NC_SMC_ANALOG_ID	
39A8	ALS_RIGHT	MAKE_BASE=TRUE	NC_ALS_RIGHT	

39B8	SMC_PA0	R5091	100K	5A	1/16W	MP-LP	402
39B8	SMC_PA1	R5092	100K	5A	1/16W	MP-LP	402
47C3 40C7 40A3 39C5	SMC_ONOFF_L	R5070	10K	5A	1/16W	MP-LP	402
47A5 39B5 38B4	SMC_LID	R5071	100K	5A	1/16W	MP-LP	402
39A5	SMC_PH2	R5072	10K	5A	1/16W	MP-LP	402
41C5 39C5 39A8 37A8	SMC_TX_L	R5073	10K	5A	1/16W	MP-LP	402
41C3 39C5 39A8 37A8	SMC_RX_L	R5074	100K	5A	1/16W	MP-LP	402
56C2 39B8	SYS_ONWIRE	R5075	2.0K	5A	1/16W	MP-LP	402
56A8 39C5 7A7	SMC_BS_ALERT_L	R5076	100K	5A	1/16W	MP-LP	402
41D5 39B5	SMC_TMS	R5077	10K	5A	1/16W	MP-LP	402
41D5 39B5	SMC_TDO	R5078	10K	5A	1/16W	MP-LP	402
41D3 39B5	SMC_TDI	R5079	10K	5A	1/16W	MP-LP	402
41D3 39B5	SMC_TCK	R5080	10K	5A	1/16W	MP-LP	402
56C1 40D5 39C5	SMC_BC_ACOK	R5087	470K	5A	1/16W	MP-LP	402
39B8	SMC_GPU_OVERTEMP_L	R5050	10K	5A	1/16W	MP-LP	402

39A8	SMC_FAN_1_TACH	R5051	10K	5A	1/16W	MP-LP	402
39A8	SMC_FAN_2_TACH	R5052	10K	5A	1/16W	MP-LP	402
39A8	SMC_FAN_3_TACH	R5053	10K	5A	1/16W	MP-LP	402
39C5	SMC_GPU_ISENSE	R5054	10K	5A	1/16W	MP-LP	402
39C5	SMC_NB_MISC_ISENSE	R5055	10K	5A	1/16W	MP-LP	402
39D5 34B7 21C7	SMC_ADAPTER_EN	R5085	10K	5A	1/16W	MP-LP	402
39B8	SMC_CASE_OPEN	R5086	10K	5A	1/16W	MP-LP	402
39B8	SMC_EXCARD_CP	R5088	10K	5A	1/16W	MP-LP	402
39C5	PM_RLP_B5_L	R5090	100K	5A	1/16W	MP-LP	402
64C8 39C5 21C3 7C3	PM_RLP_B4_L	R5090	100K	5A	1/16W	MP-LP	402
39B8	SMC_PA5	R5089	10K	5A	1/16W	MP-LP	402


SMC Support  
 SYNC\_MASTER=YUAN.MA SYNC\_DATE=05/28/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

### LPC+SPI Connector



### Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




### MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON


### MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




### SPI Frequency Clamp

ENSURES MCP79 SPI\_DO OR SPI\_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.



### SPI MUX BYPASS



### LPC+SPI Debug Connector

SYNC\_MASTER=CHANGZHANG SYNC\_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	51		



**M97 SMBUS CONNECTIONS**  
 SYNC\_MASTER=BEN SYNC\_DATE=04/21/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	52		

8

7

6

5


4

3


2

1


### CPU Voltage Sense / Filter



### MCP Voltage Sense / Filter



### PBUS VOLTAGE SENSE ENABLE & FILTER



#### VOLTAGE SENSING

SYNC\_MASTER=YUNWU SYNC\_DATE=02/04/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	53	109

8

7

6

5


4

3

2


1

### MCP VCore Current Sense




### MCP VCore Current Sense Filter

### MCP MEM VDD Current Sense




### MCP MEM VDD Current Sense Filter

### CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE



Place RC close to SMC


### CPU VCore Load Side Current Sense / Filter



Place RC close to SMC

### BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)



PLACE R5491 AND C5390 CLOSE TO SMC


NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008

INA213 has gain of 50V/V

PLACE U5403 AND C5418 NEAR R7008

For engineering, stuff U5313 and unstuff R5330  
For production, stuff R5330 and unstuff U5313

### DC-IN (AMON) CURRENT SENSE




Place RC close to SMC

Current Sensing		
SYNC_MASTER=YUNWU	SYNC_DATE=04/07/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	54		



### CPU T-Diode Thermal Sensor



### MCP T-Diode Thermal Sensor




REPLACED 518S0521 WITH 518S0519

#### Thermal Sensors

SYNC\_MASTER=YUNWU SYNC\_DATE=03/20/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	55	109

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



### Fan

SYNC\_MASTER=CHANGZHANG SYNC\_DATE=01/18/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	56	109


PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMPL02	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	60MA MAX	1.0 OHM	0.6 V	36E-3 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V	96E-6 W 294E-6 W
1.8V BOOSTER	VIN	48A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W




KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC\_MANUAL\_RESET LOGIC



TPAD BUTTONS DISABLE



WELLSPRING 1

SYNC\_MASTER=YUAN.MA SYNC\_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	57		

### BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812, R5813, C5818 MODIFIED



### IPD FLEX CONNECTOR




### 3V3 LDO FOR IPD



### KEYBOARD BACKLIGHT DRIVING AND DETECTION

To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH = keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 TURNED ON FOR BEST MLB CONFIG  
 R5853 ALWAYS PRESENT




### KBD BACKLIGHT CONNECTOR

J5815 pin 1 is grounded on keyboard backlight flex


<b>WELLSPRING 2</b>	
SYNC_MASTER=YUAN.MA	SYNC_DATE=05/09/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	58		

### Digital SMS



Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation


D  
C  
B  
A

### Analog SMS

R5921 PULLS UP SMS\_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

B  
A

**SMS**

SYNC\_MASTER=YUNWU      SYNC\_DATE=06/26/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	59		

www.laptop-schematics.com



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
Any of the 4 frequencies can be selected with R6190, R6191, R5190 and R5191

**SPI ROM**

SYNC\_MASTER=CHANGZHANG      SYNC\_DATE=05/02/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	61		




AUDIO CODEC  
APPLE P/N 353S1538

ALIAS OF PP3V3\_S0, MIN\_LINE\_WIDTH=0.6MM, MIN\_NECK\_WIDTH=0.2MM




AUDIO 4.6V REGULATOR  
APPLE P/N 353S1897



**AUDIO: CODEC**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	62		

# MIKEY RECEIVER CKT




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	100K 5% 0402 RESISTOR	R6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	R6304	?	NOMIKEY
132S0045	1	0.001UF 50V 10% 0402 CAP	C6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6304	?	NOMIKEY

## AUDIO: MIKEY

SYNC\_MASTER=AUDIO SYNC\_DATE=07/03/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	63	109

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ  
 SUB 80 HZ < FC < 132 HZ  
 GAIN 12DB

ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM  
 VOLTAGE=5V  
 5308 5388 RC1=PP5V\_S3\_AUDIO\_AMP



ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM  
 5308 5388 RC1=PP5V\_S3\_AUDIO\_AMP

ALIAS OF PP5VLT\_S3, MIN\_LINE\_WIDTH=0.60MM, MIN\_NECK\_WIDTH=0.20MM  
 5308 5388 RC1=PP5V\_S3\_AUDIO\_AMP

AUDIO: SPEAKER AMP

SYNC\_MASTER=AUDIO SYNC\_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	66		

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR  
APN: 518S0520

SPEAKER CONNECTOR  
APN: 518S0519

APN: 518S0521


MIC EMI FILTER

AUDIO: JACK


SYNC\_MASTER=AUDIO SYNC\_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	67	109



AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX


HP/LO AMP  
APN:353S1637  
PORT D HP/LO

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0C (12)	0X02 (2)	0X14 (20,PORTD)	GPIO 0	0X14 (20,PORTD)
SAT SPKRS	0X0D (13)	0X03 (3)	0X18 (24,PORTB)	VREF_B(100%)	N/A
SUB SPKR	0X0F (15)	0X05 (5)	0X1A (26,PORTC)	VREF_B(100%)	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X16 (22, PORTG)

CODEC INPUT SIGNAL PATHS


FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X15 (21,PORTA)	N/A	0X15 (21,PORTA)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X19 (25,PORTF)	VREF_F (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A




PORT D DETECT PORT G DETECT (SPDIF DELEGATE)




MAX9724 GAIN/FILTER COMPONENTS  
AV\_PB = -1 V/V, FC\_HPF=5.28HZ, FC\_LPF=34.45KHZ




MIC INPUT CIRCUITRY



LINE-IN (PORT A) DETECT



PORT A LI




AUDIO: JACK TRANSLATORS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	68		


# MagSafe DC Power Jack

CRITICAL  
J6900  
78048-0573  
M-RT-SM




518S0656

CRITICAL  
F6905  
6AMP-24V




Q6910 restricts system load to 10K-70K window until adapter detects system and enables 16.5V output.

## 1-Wire OverVoltage Protection




## 3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




## BIL BUTTON DEBOUNCE CIRCUIT



## BATTERY POWER CONNECTOR



## BATTERY SIGNAL CONNECTOR



## DC-In & Battery Connectors

SYNC\_MASTER=JACK SYNC\_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	69		




# PBUS SUPPLY / BATTERY CHARGER



## AMON PULLDOWN LOGIC



## BATTERY INRUSH FETS



**PBUS Supply/Battery Charger**  
 SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	70		


PWM FREQ. = 400 kHz  
 MAX CURRENT = 7A  
 (??? limited)



# 5V\_RT/3.3V POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$



PWM FREQ. = 300 KHZ  
MAX CURRENT = 4A

PWM FREQ. = 375 KHZ  
MAX CURRENT = 4A

SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V3.

**5V/3.3V SUPPLY**

SYNC\_MASTER=RAYMOND    SYNC\_DATE=02/08/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	72		

# 1.5V/0.75V (DDR3) POWER SUPPLY




MAX CURRENT = 12A  
PWM FREQ. = 400 KHZ  
PUT ONE BULK CAP NEXT TO THE LOAD  
=PP1V5\_S3\_REG

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

1.5V/0.75V DDR3 SUPPLY  
 SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	73	109



NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

# IMVP6 CPU VCore Regulator

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE2	0.25 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM


Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
IMVP6_RTN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

**IMVP6 CPU VCore Regulator**  
 SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHEET	OF	
NONE	74	109	

# MCP VCORE / 5V\_S3 LEFT REGULATOR



MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0383	1	RES.MTL.FILM,1/16W,49.9K,1,0402,SMD,LP	R7570		MCP_A01
114S0401	1	RES.MTL.FILM,1/16W,78.7K,1,0402,SMD,LP	R7571		MCP_A01
114S0484	1	RES.MTL.FILM,1/16W,549K,1,0402,SMD,LP	R7580		MCP_A01
114S0454	1	RES.MTL.FILM,1/16W,274K,1,0402,SMD,LP	R7581		MCP_A01
114S0423	1	RES.MTL.FILM,1/16W,133K,1,0402,SMD,LP	R7582		MCP_A01
114S0373	1	RES.MTL.FILM,1/16W,40.2K,1,0402,SMD,LP	R7570		MCP_A01P&MCP_A01Q
114S0404	1	RES.MTL.FILM,1/16W,84.5K,1,0402,SMD,LP	R7571		MCP_A01P&MCP_A01Q
114S0458	1	RES.MTL.FILM,1/16W,301K,1,0402,SMD,LP	R7580		MCP_A01P&MCP_A01Q
114S0447	1	RES.MTL.FILM,1/16W,237K,1,0402,SMD,LP	R7581		MCP_A01P&MCP_A01Q
114S0411	1	RES.MTL.FILM,1/16W,100K,1,0402,SMD,LP	R7582		MCP_A01P&MCP_A01Q

Rev A01 Production

VID<2:0>	Voltage	Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V

M97 DIFFERENCES FROM LAST SYNC ON 12/05/07 TO T18 MLB:  
 Added C7568 bulk cap on output.  
 Tied TON to REF.  
 Changed Q7510 to 376S0674.  
 C7500 changed to 138S0638.  
 L7560 changed from T18 MLB inductor to 152S0782.  
 Changed Q7565 to 376S0637.  
 Changed R7514 to 280K, R7564 to 180K.

**MCP VCORE REGULATOR**

SYNC\_MASTER=RAYMOND SYNC\_DATE=01/31/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE: D DRAWING NUMBER: 051-7918 REV: C

SCALE: NONE SHEET: 75 OF: 109

# CPUVTT POWER SUPPLY

www.laptop-schematics.com




## CPU VTT(1.05V) SUPPLY

SYNC\_MASTER=RAYMOND SYNC\_DATE=02/08/2008

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	76	109

www.laptop-schematics.com

# 1.8V S0 SWITCHER



## MCP 1.05V\_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF	R7781		MCP_A01&MCP_A01P&MCP_A01Q

VOUT = 1.102V

**MISC POWER SUPPLIES**  
 SYNC\_MASTER=RAYMOND SYNC\_DATE=01/23/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHT 77	OF 109






**POWER SEQUENCING**  
 SYNC\_MASTER=YUAN.MA SYNC\_DATE=04/22/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




3.3V S3 FET



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)


1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)



MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5A (EDP)


3.3V S0 FET



MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)


MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM\_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM\_VTT\_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.



90mA max load @ 0.9V  
81mW max power  
CKT FROM T18

1.05V S0 FET




MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	30 MOHM @4.0V VGS
LOADING	1.1A (EDP)

POWER FETS

SYNC\_MASTER=YUAN.MA SYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	D	DRAWING NUMBER	051-7918	REV.	C
SCALE	NONE	SHT	79	OF	109

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

### LCD CONNECTOR LVDS CONNECTOR: 518S0650



**LVDS CONNECTOR**  
SYNC\_MASTER=NMARSYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	90		

1886	=MCP_HDMI_TXC_P	DP_ML_P<3>	68C8_73C3
1886	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE 68C8_73C3
1886	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE 68A8
18A1	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAKE_BASE=TRUE 67C8
18A1	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE 67C8

D

D

C

C

B

B


A

A

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com



**DISPLAYPORT SUPPORT**  
 SYNC\_MASTER=AMASON SYNC\_DATE=04/18/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	93		

# Port Power Switch



DisplayPort Connector	
SYNC_MASTER=AMASON	SYNC_DATE=06/30/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	NONE	SHT	94 OF 109




\*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*BOOST\_FET\_CNTL AND PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.

**LCD BACKLIGHT DRIVER**  
 SYNC\_MASTER=VITE SYNC\_DATE=08/12/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	REV.
NONE	97	109	

\*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT



PPBUS S0 LCDBkLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.4 A (EDP)

LCD Backlight Support  
 SYNC\_MASTER=VITE SYNC\_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	98		

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB\_50S and FSB\_DSTB\_50S.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB\_DATA, FSB\_DSTB, FSB\_ADDR, FSB\_ADSTB, and FSB\_1X.

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended. FSB 4X signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe.

CPU Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU\_50S and CPU\_27P4S.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_AGTL, CPU\_8MIL, CPU\_COMP, CPU\_GTLREF, CPU\_ITP, and CPU\_VCCSENSE.

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2. SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP\_FSB\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

FSB Clock Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_FSB\_100D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_FSB.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

CPU / FSB Net Properties

Large table listing electrical constraint sets, physical properties, and spacing for various signal groups like FSB 4X, FSB 2X, and FSB 1X. Includes columns for ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, and NET\_NAME.

CPU/FSB Constraints

SYNC\_MASTER=T18\_MLB SYNC\_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and text: APPLE INC. Drawing number 051-7918, Scale NONE, Sheet 100 of 109.



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_4QS	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_4QS_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

Need to support MEM\_\*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MEM_A_CLK	MEM_70D_VDD	MEM_CLK		MEM A CLK P<5..0> 1585 2805 2807
MEM_A_CLK	MEM_70D_VDD	MEM_CLK		MEM A CLK N<5..0> 1585 2805 2807
MEM_A_CNTR1	MEM_4QS_VDD	MEM_CTRL		MEM A CKE<3..0> 1585 2805 2807
MEM_A_CNTR1	MEM_4QS_VDD	MEM_CTRL		MEM A CS L<3..0> 1585 2805 2807
MEM_A_CNTR1	MEM_4QS_VDD	MEM_CTRL		MEM A ODT<3..0> 1585 2805
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD		MEM A A<14..0> 1585 1505 2805 2807
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD		MEM A BA<2..0> 1505 2805 2807
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD		MEM A RAS L 1505 2805
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD		MEM A CAS L 1505 2807
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD		MEM A WE L 1505 2807
MEM_A_DQ_BYTR0	MEM_4QS	MEM_DATA		MEM A DQ<7..0> 1587 2802 2804 2802 2804
MEM_A_DQ_BYTR1	MEM_4QS	MEM_DATA		MEM A DQ<15..8> 1587 2802 2804
MEM_A_DQ_BYTR2	MEM_4QS	MEM_DATA		MEM A DQ<23..16> 1587 1507 2882 2884 2802 2804
MEM_A_DQ_BYTR3	MEM_4QS	MEM_DATA		MEM A DQ<31..24> 1507 2802 2804
MEM_A_DQ_BYTR4	MEM_4QS	MEM_DATA		MEM A DQ<39..32> 1507 2885 2887 2805 2807
MEM_A_DQ_BYTR5	MEM_4QS	MEM_DATA		MEM A DQ<47..40> 1507 1507 2885 2887
MEM_A_DQ_BYTR6	MEM_4QS	MEM_DATA		MEM A DQ<55..48> 1507 2885 2887
MEM_A_DQ_BYTR7	MEM_4QS	MEM_DATA		MEM A DQ<63..56> 1507 2885 2887 2885 2887
MEM_A_DQ_BYTR0	MEM_4QS	MEM_DATA		MEM A DM<0> 1587 2887
MEM_A_DQ_BYTR1	MEM_4QS	MEM_DATA		MEM A DM<1> 1587 2887
MEM_A_DQ_BYTR2	MEM_4QS	MEM_DATA		MEM A DM<2> 1587 2884
MEM_A_DQ_BYTR3	MEM_4QS	MEM_DATA		MEM A DM<3> 1587 2802
MEM_A_DQ_BYTR4	MEM_4QS	MEM_DATA		MEM A DM<4> 1587 2885
MEM_A_DQ_BYTR5	MEM_4QS	MEM_DATA		MEM A DM<5> 1587 2887
MEM_A_DQ_BYTR6	MEM_4QS	MEM_DATA		MEM A DM<6> 1587 2885
MEM_A_DQ_BYTR7	MEM_4QS	MEM_DATA		MEM A DM<7> 1587 2887
MEM_A_DQS0	MEM_70D	MEM_DQS		MEM A DQS P<0> 1505 2802
MEM_A_DQS0	MEM_70D	MEM_DQS		MEM A DQS N<0> 1505 2802
MEM_A_DQS1	MEM_70D	MEM_DQS		MEM A DQS P<1> 1505 2804
MEM_A_DQS1	MEM_70D	MEM_DQS		MEM A DQS N<1> 1505 2804
MEM_A_DQS2	MEM_70D	MEM_DQS		MEM A DQS P<2> 1505 2882
MEM_A_DQS2	MEM_70D	MEM_DQS		MEM A DQS N<2> 1505 2802
MEM_A_DQS3	MEM_70D	MEM_DQS		MEM A DQS P<3> 1505 2804
MEM_A_DQS3	MEM_70D	MEM_DQS		MEM A DQS N<3> 1505 2804
MEM_A_DQS4	MEM_70D	MEM_DQS		MEM A DQS P<4> 1505 2887
MEM_A_DQS4	MEM_70D	MEM_DQS		MEM A DQS N<4> 1505 2887
MEM_A_DQS5	MEM_70D	MEM_DQS		MEM A DQS P<5> 1505 2885
MEM_A_DQS5	MEM_70D	MEM_DQS		MEM A DQS N<5> 1505 2885
MEM_A_DQS6	MEM_70D	MEM_DQS		MEM A DQS P<6> 1505 2887
MEM_A_DQS6	MEM_70D	MEM_DQS		MEM A DQS N<6> 1505 2887
MEM_A_DQS7	MEM_70D	MEM_DQS		MEM A DQS P<7> 1505 2885
MEM_A_DQS7	MEM_70D	MEM_DQS		MEM A DQS N<7> 1505 2885
MEM_B_CLK	MEM_70D_VDD	MEM_CLK		MEM B CLK P<5..0> 1581 2905 2907
MEM_B_CLK	MEM_70D_VDD	MEM_CLK		MEM B CLK N<5..0> 1581 2905 2907
MEM_B_CNTR1	MEM_4QS_VDD	MEM_CTRL		MEM B CKE<3..0> 1581 2905 2907
MEM_B_CNTR1	MEM_4QS_VDD	MEM_CTRL		MEM B CS L<3..0> 1581 2905 2907
MEM_B_CNTR1	MEM_4QS_VDD	MEM_CTRL		MEM B ODT<3..0> 1581 2905
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD		MEM B A<14..0> 1581 1501 2905 2907
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD		MEM B BA<2..0> 1501 2905 2907
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD		MEM B RAS L 1501 2905
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD		MEM B CAS L 1501 2907
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD		MEM B WE L 1501 2907
MEM_B_DQ_BYTR0	MEM_4QS	MEM_DATA		MEM B DQ<7..0> 1583 2902 2904 2902 2904
MEM_B_DQ_BYTR1	MEM_4QS	MEM_DATA		MEM B DQ<15..8> 1583 2902 2904
MEM_B_DQ_BYTR2	MEM_4QS	MEM_DATA		MEM B DQ<23..16> 1583 1503 2902 2904
MEM_B_DQ_BYTR3	MEM_4QS	MEM_DATA		MEM B DQ<31..24> 1503 2982 2984 2902 2904
MEM_B_DQ_BYTR4	MEM_4QS	MEM_DATA		MEM B DQ<39..32> 1503 2985 2987 2905 2907
MEM_B_DQ_BYTR5	MEM_4QS	MEM_DATA		MEM B DQ<47..40> 1503 1503 2985 2987
MEM_B_DQ_BYTR6	MEM_4QS	MEM_DATA		MEM B DQ<55..48> 1503 2985 2987
MEM_B_DQ_BYTR7	MEM_4QS	MEM_DATA		MEM B DQ<63..56> 1503 2985 2987 2985 2987
MEM_B_DQ_BYTR0	MEM_4QS	MEM_DATA		MEM B DM<0> 1583 2904
MEM_B_DQ_BYTR1	MEM_4QS	MEM_DATA		MEM B DM<1> 1583 2902
MEM_B_DQ_BYTR2	MEM_4QS	MEM_DATA		MEM B DM<2> 1583 2984
MEM_B_DQ_BYTR3	MEM_4QS	MEM_DATA		MEM B DM<3> 1583 2985
MEM_B_DQ_BYTR4	MEM_4QS	MEM_DATA		MEM B DM<4> 1583 2987
MEM_B_DQ_BYTR5	MEM_4QS	MEM_DATA		MEM B DM<5> 1583 2985
MEM_B_DQ_BYTR6	MEM_4QS	MEM_DATA		MEM B DM<6> 1583 2985
MEM_B_DQ_BYTR7	MEM_4QS	MEM_DATA		MEM B DM<7> 1583 2987
MEM_B_DQS0	MEM_70D	MEM_DQS		MEM B DQS P<0> 1501 2902
MEM_B_DQS0	MEM_70D	MEM_DQS		MEM B DQS N<0> 1501 2902
MEM_B_DQS1	MEM_70D	MEM_DQS		MEM B DQS P<1> 1501 2904
MEM_B_DQS1	MEM_70D	MEM_DQS		MEM B DQS N<1> 1501 2904
MEM_B_DQS2	MEM_70D	MEM_DQS		MEM B DQS P<2> 1501 2904
MEM_B_DQS2	MEM_70D	MEM_DQS		MEM B DQS N<2> 1501 2904
MEM_B_DQS3	MEM_70D	MEM_DQS		MEM B DQS P<3> 1501 2982
MEM_B_DQS3	MEM_70D	MEM_DQS		MEM B DQS N<3> 1501 2902
MEM_B_DQS4	MEM_70D	MEM_DQS		MEM B DQS P<4> 1501 2987
MEM_B_DQS4	MEM_70D	MEM_DQS		MEM B DQS N<4> 1501 2987
MEM_B_DQS5	MEM_70D	MEM_DQS		MEM B DQS P<5> 1501 2985
MEM_B_DQS5	MEM_70D	MEM_DQS		MEM B DQS N<5> 1501 2985
MEM_B_DQS6	MEM_70D	MEM_DQS		MEM B DQS P<6> 1501 2987
MEM_B_DQS6	MEM_70D	MEM_DQS		MEM B DQS N<6> 1501 2987
MEM_B_DQS7	MEM_70D	MEM_DQS		MEM B DQS P<7> 1501 2985
MEM_B_DQS7	MEM_70D	MEM_DQS		MEM B DQS N<7> 1501 2985
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP		MCP MEM COMP VDD 1606
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP		MCP MEM COMP GND 1606

Memory Constraints  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=01/04/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCI_E_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	=3X_DIELECTRIC	?
CLK_PCI_E	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

D

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_100D_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

B

A

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
PCI_E_90D	PCI_E_90D	PCI_E	PCI_E MINI R2D P	706 3107	
	PCI_E_90D	PCI_E	PCI_E MINI R2D N	706 3107	
	PCI_E_90D	PCI_E	PCI_E MINI R2D C P	1783 3105	
	PCI_E_90D	PCI_E	PCI_E MINI R2D C N	1783 3105	
	PCI_E_90D	PCI_E	PCI_E MINI D2R P	706 1786 3107	
	PCI_E_90D	PCI_E	PCI_E MINI D2R N	706 1786 3107	
	PCI_E_90D	PCI_E	PCI_E FC R2D P	3205	
	PCI_E_90D	PCI_E	PCI_E FC R2D N	3205	
	PCI_E_90D	PCI_E	PCI_E FC R2D C P	986 3206	
	PCI_E_90D	PCI_E	PCI_E FC R2D C N	986 3206	
	PCI_E_90D	PCI_E	PCI_E FC D2R P	986 3205	
	PCI_E_90D	PCI_E	PCI_E FC D2R N	986 3205	
CLK_PCI_E_100D	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI P	1703 3105	
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI N	1703 3105	
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI_CONN P	706 3107	
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI_CONN N	706 3107	
MCP_PEX_CLK_COMP	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M_FC P	905 3205	
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M_FC N	905 3205	
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP	17A6		
DP_100D	DP_100D	DISPLAYPORT	TMDS IG TXC P		
	DP_100D	DISPLAYPORT	TMDS IG TXC N		
	DP_100D	DISPLAYPORT	TMDS IG TXD P<2..0>		
	DP_100D	DISPLAYPORT	TMDS IG TXD N<2..0>		
	DP_100D	DISPLAYPORT	DP ML P<3..0>	6701 6801 6808	
	DP_100D	DISPLAYPORT	DP ML C P<3..0>	6802 6807	
	DP_100D	DISPLAYPORT	DP ML N<3..0>	6701 6801 6808	
	DP_100D	DISPLAYPORT	DP ML C N<3..0>	6802 6807	
	DP_100D	DISPLAYPORT	DP IG AUX CH P	1886 6707	
	DP_100D	DISPLAYPORT	DP IG AUX CH N	1886 6707	
	DP_100D	DISPLAYPORT	DP_AUX_CH_SW P	6706	
	DP_100D	DISPLAYPORT	DP_AUX_CH_SW N	6705	
MCP_DV_COMP	MCP_DV_COMP	MCP_DV_COMP	DP_AUX_CH C P	6704 6808	
	MCP_DV_COMP	MCP_DV_COMP	DP_AUX_CH C N	6704 6808	
	MCP_DV_COMP	MCP_DV_COMP	MCP HDMI RSET	18A6 2507	
	MCP_DV_COMP	MCP_DV_COMP	MCP HDMI_VPROBE	18A6 2507	
	MCP_DV_COMP	MCP_DV_COMP	LVDS IG A_CLK P	1883 6683	
	MCP_DV_COMP	MCP_DV_COMP	LVDS IG A_CLK F P	707 6602	
	MCP_DV_COMP	MCP_DV_COMP	LVDS IG A_CLK N	1883 6683	
	MCP_DV_COMP	MCP_DV_COMP	LVDS IG A_CLK F N	707 6602	
	MCP_DV_COMP	MCP_DV_COMP	LVDS IG A_DATA P<2..0>	707 1883 6602	
	MCP_DV_COMP	MCP_DV_COMP	LVDS IG A_DATA N<2..0>	707 1883 6602	
	MCP_IPFAB_RSET	MCP_IPFAB_RSET	MCP_IPFAB_RSET	DP ML_CONN P<3..0>	6803 6804 6805
		MCP_IPFAB_RSET	MCP_IPFAB_RSET	DP ML_CONN N<3..0>	6803 6804 6805
SATA_100D_HDD	SATA_100D_HDD	SATA	MCP_IPFAB_VPROBE	18A3 2506	
	SATA_100D_HDD	SATA	MCP_IPFAB_VPROBE	18A3 2506	
	SATA_100D_HDD	SATA	SATA HDD R2D C P	2006 36A3	
	SATA_100D_HDD	SATA	SATA HDD R2D C N	2006 36A3	
	SATA_100D_HDD	SATA	SATA HDD R2D P	705 36A7	
	SATA_100D_HDD	SATA	SATA HDD R2D N	705 36A7	
	SATA_100D_HDD	SATA	SATA HDD R2D UF P	36A5	
	SATA_100D_HDD	SATA	SATA HDD R2D UF N	36A5	
	SATA_100D_HDD	SATA	SATA HDD D2R P	2006 36A3	
	SATA_100D_HDD	SATA	SATA HDD D2R N	2006 36A3	
	SATA_100D_HDD	SATA	SATA HDD D2R C P	705 36A7	
	SATA_100D_HDD	SATA	SATA HDD D2R C N	705 36A7	
SATA_100D_ODD	SATA_100D_HDD	SATA	SATA HDD D2R UF P	36A5	
	SATA_100D_HDD	SATA	SATA HDD D2R UF N	36A5	
	SATA_100D_HDD	SATA	SATA HDD D2R UF P	36A5	
	SATA_100D_HDD	SATA	SATA ODD R2D C P	2006 36C2	
	SATA_100D_HDD	SATA	SATA ODD R2D C N	2006 36C2	
	SATA_100D_HDD	SATA	SATA ODD R2D P	787 36C5	
	SATA_100D_HDD	SATA	SATA ODD R2D N	787 36C5	
	SATA_100D_HDD	SATA	SATA ODD R2D UF P	36C4	
	SATA_100D_HDD	SATA	SATA ODD R2D UF N	36C4	
	SATA_100D_HDD	SATA	SATA ODD D2R P	2006 36B2	
	SATA_100D_HDD	SATA	SATA ODD D2R N	2006 36B2	
	SATA_100D_HDD	SATA	SATA ODD D2R C P	787 36B5	
MCP_SATA_TERM	SATA_100D_HDD	SATA	SATA ODD D2R C N	787 36B5	
	SATA_100D_HDD	SATA	SATA ODD D2R UF P	36A4	
	SATA_100D_HDD	SATA	SATA ODD D2R UF N	36A4	
	SATA_100D_HDD	SATA	MCP_SATA_TERM	20A6	

**MCP Constraints 1**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=01/04/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHEET	OF	REV.
	NONE	102	109	C

D

C

B

A

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAIS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

HDA Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MCP_DEBUG	PCI_55S	PCI		MCP_DEBUG<7..0> 1303 1907
PCI_AD	PCI_55S	PCI		PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI		PCI_AD<24>
PCI_AD	PCI_55S	PCI		PCI_AD<31..25>
PCI_AD	PCI_55S	PCI		PCI_PAR
PCI_C_BE_L	PCI_55S	PCI		PCI_C_BE_L<3..0>
PCI_CNTL	PCI_55S	PCI		PCI_IRDY_L
PCI_CNTL	PCI_55S	PCI		PCI_DEVSEL_L
PCI_CNTL	PCI_55S	PCI		PCI_PERR_L
PCI_CNTL	PCI_55S	PCI		PCI_SERR_L
PCI_CNTL	PCI_55S	PCI		PCI_STOP_L
PCI_CNTL	PCI_55S	PCI		PCI_TRDY_L
PCI_CNTL	PCI_55S	PCI		PCI_FRAME_L
PCI_BE00_I	PCI_55S	PCI		PCI_BE00_I 1902 1907
PCI_GNT0_L	PCI_55S	PCI		PCI_GNT0_L
PCI_BE01_I	PCI_55S	PCI		PCI_BE01_I 1902 1907
PCI_GNT1_L	PCI_55S	PCI		PCI_GNT1_L
PCI_INTW_I	PCI_55S	PCI		PCI_INTW_L
PCI_INTX_I	PCI_55S	PCI		PCI_INTX_L
PCI_INTY_I	PCI_55S	PCI		PCI_INTY_L
PCI_INTZ_I	PCI_55S	PCI		PCI_INTZ_L
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI		PCI_CLK33M MCP_R 1905
	CLK_PCI_55S	CLK_PCI		PCI_CLK33M MCP 1905
LPC_AD	LPC_55S	LPC		LPC_AD<3..0> 1983 3908 4103 4105
LPC_FRAME_I	LPC_55S	LPC		LPC_FRAME_L 1903 3908 4105
LPC_RESET_I	LPC_55S	LPC		LPC_RESET_L 1903 2604
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC		LPC_CLK33M SMC_R 1983 2604
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M SMC 2601 3908
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M LPCPLUS 2681 4103
USB_EXTN	USB_90D	USB		USB_EXTN_P 2003 3748
	USB_90D	USB		USB_EXTN_N 2003 3748
	USB_90D	USB		USB_EXTN_MUXED_P 3704
	USB_90D	USB		USB_EXTN_MUXED_N 3704
	USB_90D	USB		CONN_USB_EXTN_P 3703
	USB_90D	USB		CONN_USB_EXTN_N 3703
USB_CAMERA	USB_90D	USB		USB_CAMERA_P 2003 3185
	USB_90D	USB		USB_CAMERA_N 2003 3185
	USB_90D	USB		USB_CAMERA_CONN_P 705 3187
	USB_90D	USB		USB_CAMERA_CONN_N 705 3187
USB_BT	USB_90D	USB		USB_BT_P 2003 3188
	USB_90D	USB		USB_BT_N 2003 3188
	USB_90D	USB		CONN_USB2_BT_P 705 3187
	USB_90D	USB		CONN_USB2_BT_N 705 3187
USB_TPAD	USB_90D	USB		USB_TPAD_P 2003 4788
	USB_90D	USB		USB_TPAD_N 2003 4788
	USB_90D	USB		USB_TPAD_R_P 4787
	USB_90D	USB		USB_TPAD_R_N 4787
USB_IR	USB_90D	USB		USB_IR_P 2003 3807
	USB_90D	USB		USB_IR_N 2003 3807
USB_EXTB	USB_90D	USB		USB_EXTB_P 2003 3784
	USB_90D	USB		USB_EXTB_N 2003 3784
	USB_90D	USB		CONN_USB_EXTB_P 3783
	USB_90D	USB		CONN_USB_EXTB_N 3783
MCP_USB_RBIAIS	MCP_USB_RBIAIS			MCP_USB_RBIAIS_GND 2004
SMBUS_MCP_0_CLK	SMB_55S	SMB		SMBUS_MCP_0_CLK 1386 2103 4208
SMBUS_MCP_0_DATA	SMB_55S	SMB		SMBUS_MCP_0_DATA 1386 2103 4208
SMBUS_MCP_1_CLK	SMB_55S	SMB		SMBUS_MCP_1_CLK 2103 4208
SMBUS_MCP_1_DATA	SMB_55S	SMB		SMBUS_MCP_1_DATA 2103 4208
HDA_BIT_CLK	HDA_55S	HDA		HDA_BIT_CLK 2102 5107
	HDA_55S	HDA		HDA_BIT_CLK_R 21A7 2104
HDA_SYNC	HDA_55S	HDA		HDA_SYNC 2102 5107
	HDA_55S	HDA		HDA_SYNC_R 21A7 2104
HDA_RST_I	HDA_55S	HDA		HDA_RST_R_L 21A7 2104
	HDA_55S	HDA		HDA_RST_L 2102 5107
HDA_SDIN0	HDA_55S	HDA		HDA_SDIN0 2107 5107
	HDA_55S	HDA		HDA_SDIN0_CODEC 2102 5107
HDA_SDOUT	HDA_55S	HDA		HDA_SDOUT 2102 5107
	HDA_55S	HDA		HDA_SDOUT_R 21A7 2104
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP			MCP_HDA_PULLDN_COMP 2107
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW		PM_CLK32K_SUSCLK_R 2183 2684
	CLK_SLOW_55S	CLK_SLOW		PM_CLK32K_SUSCLK 2681 3905
SPI_CLK	SPT_55S	SPT		SPI_CLK_R 2183 41A5 4108
	SPT_55S	SPT		SPI_CLK 4181 5005
	SPT_55S	SPT		SPI_ALT_CLK 4105 4103
SPT_MOSI	SPT_55S	SPT		SPI_MOSI_R 2183 41A5 4107
	SPT_55S	SPT		SPI_MOSI 4181 5004
	SPT_55S	SPT		SPI_ALT_MOSI 4105 4105
SPT_MISO	SPT_55S	SPT		SPI_MISO 2183 41A5 4187
	SPT_55S	SPT		SPI_MISO_R 5004
	SPT_55S	SPT		SPI_ALT_MISO 4185 4105
SPT_CS0	SPT_55S	SPT		SPI_CS0_R_L 2183 4187
	SPT_55S	SPT		SPI_CS0_L
	SPT_55S	SPT		SPI_CS1_R_L
	SPT_55S	SPT		SPI_CS1_R_L_USE_MLB 4182

**MCP Constraints 2**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/14/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7918	C
	SHT	OF	
	NONE	103	109

MCP RGMI1 (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	1806
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	1806
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	1803 34A5
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	3386 34A3
ENET_INTR_L	ENET_MII_55S	ENET_MII_55S	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII_55S	ENET_MDIO	1803 3386
ENET_MDC	ENET_MII_55S	ENET_MII_55S	ENET_MDC	1803 3386
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII_55S	ENET_PWRDWN_L	
ENET_CLK125M_RXCLK_R	ENET_MII_55S	ENET_MII_55S	ENET_CLK125M_RXCLK_R	3304
ENET_CLK125M_RXCLK	ENET_MII_55S	ENET_MII_55S	ENET_CLK125M_RXCLK	1806 3301
ENET_RXD<3..0>	ENET_MII_55S	ENET_MII_55S	ENET_RXD<3..0>	3304
ENET_RXD<0>	ENET_MII_55S	ENET_MII_55S	ENET_RXD<0>	1806 3301
ENET_RXD<3..1>	ENET_MII_55S	ENET_MII_55S	ENET_RXD<3..1>	1806 3301
ENET_RX_CTRL	ENET_MII_55S	ENET_MII_55S	ENET_RX_CTRL	1806 3381
ENET_RXCTL_R	ENET_MII_55S	ENET_MII_55S	ENET_RXCTL_R	3384
ENET_CLK125M_TXCLK_R	ENET_MII_55S	ENET_MII_55S	ENET_CLK125M_TXCLK_R	3306
ENET_CLK125M_TXCLK	ENET_MII_55S	ENET_MII_55S	ENET_CLK125M_TXCLK	1803 3308
ENET_TXD<0>	ENET_MII_55S	ENET_MII_55S	ENET_TXD<0>	1803 3306
ENET_TXD<3..1>	ENET_MII_55S	ENET_MII_55S	ENET_TXD<3..1>	1803 3306
ENET_TX_CTRL	ENET_MII_55S	ENET_MII_55S	ENET_TX_CTRL	1803 3386
ENET_RESET_L	ENET_MII_55S	ENET_MII_55S	ENET_RESET_L	1803 3387
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI_100D	ENET_MDI_P<3..0>	3583 3587 3507
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI_100D	ENET_MDI_N<3..0>	3583 3587 3507
ENET_MDI_TRAN_P<3..0>	ENET_MDI_100D	ENET_MDI_100D	ENET_MDI_TRAN_P<3..0>	3584 3504 3505
ENET_MDI_TRAN_N<3..0>	ENET_MDI_100D	ENET_MDI_100D	ENET_MDI_TRAN_N<3..0>	3584 3504 3505

www.laptop-schematics.com

**Ethernet Constraints**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=03/19/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	REV.
NONE	104	109	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	SMB	SMBUS_SMC_A_S3_SCL	785 7D5 42D2
SMBUS_SMC_A_S3_SDA	SMB 55G	SMB	SMBUS_SMC_A_S3_SDA	785 7D5 42D2
SMBUS_SMC_B_S0_SCL	SMB 55G	SMB	SMBUS_SMC_B_S0_SCL	42C2
SMBUS_SMC_B_S0_SDA	SMB 55G	SMB	SMBUS_SMC_B_S0_SDA	42C2
SMBUS_SMC_O_S0_SCL	SMB 55G	SMB	SMBUS_SMC_O_S0_SCL	42D5
SMBUS_SMC_O_S0_SDA	SMB 55G	SMB	SMBUS_SMC_O_S0_SDA	42D5
SMBUS_SMC_BSA_SCL	SMB 55G	SMB	SMBUS_SMC_BSA_SCL	7A7 7B7 42C5
SMBUS_SMC_BSA_SDA	SMB 55G	SMB	SMBUS_SMC_BSA_SDA	42C5
SMBUS_SMC_MGMT_SCL	SMB 55G	SMB	SMBUS_SMC_MGMT_SCL	42B5
SMBUS_SMC_MGMT_SDA	SMB 55G	SMB	SMBUS_SMC_MGMT_SDA	42B5

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
			CHGR_CSI_N	
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
			CHGR_CSO_N	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

### SMC Constraints

SYNC\_MASTER=T18\_MLB SYNC\_DATE=01/04/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	106	109

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

M97 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DIFFPAIR			CHGR_CSO_R_P	44A8 57B3
DIFFPAIR			CHGR_CSO_R_N	44A8 57B3
DIFFPAIR			CPUTHMSNS_D2_P	45C5
DIFFPAIR			CPUTHMSNS_D2_N	45C5
DIFFPAIR			CPU_THERMD_P	10C6 45D6
DIFFPAIR			CPU_THERMD_N	10C6 45D6
DIFFPAIR			ISNS_CPUVTT_P	44B7
DIFFPAIR			ISNS_CPUVTT_N	44B7
DIFFPAIR			ISNS_P1VSSOMCP_P	44C7
DIFFPAIR			ISNS_P1VSSOMCP_N	44C7
DIFFPAIR			ISNS_PVCORESOMCP_P	44D8
DIFFPAIR			ISNS_PVCORESOMCP_N	44D8 61C4
DIFFPAIR			MCP_THMSNS_D2_P	7C7 45B5
DIFFPAIR			MCP_THMSNS_D2_N	7C7 45B5
DIFFPAIR			MCP_THMDIODE_P	21C3 45C6
DIFFPAIR			MCP_THMDIODE_N	21C3 45C6

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

M97 SPECIAL CONSTRAINTS

SYNC\_MASTER=M97\_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	107	109

8

7

6

5

4

3

2

1

M97 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA_P1MM				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27F4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.100 MM	=STANDARD	0.224 MM	0.224 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF_HDD	ISL3, ISL4, ISL9, ISL10	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM
100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_P1MM	STANDARD
MEM_40S_VDD	BGA_P1MM	STANDARD

M97 RULE DEFINITIONS

SYNC\_MASTER=M97\_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT		OF
NONE	109		109