

SCHEM, TRUCKEE, M57

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
?		?	?		
				DATE	DATE
				?	?

8/16/2006

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


PAGE	(.CSA)	CONTENTS	SYNC	DATE
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	BOM CONFIGURATION	(MASTER)	(MASTER)
5	5	Functional / ICT Test	(MASTER)	(MASTER)
6	6	Signal Aliases	(MASTER)	(MASTER)
7	7	CPU 1 OF 2-FSB	M59_MLB	08/08/2006
8	8	CPU 2 OF 2-PWR/GND	M59_MLB	08/08/2006
9	9	CPU Decoupling & VID	M59_MLB	08/08/2006
10	10	CPU MISCl-TEMP SENSOR	M59_MLB	08/08/2006
11	11	CPU ITP700FLEX DEBUG	(MASTER)	(MASTER)
12	12	NB CPU Interface	M59_MLB	08/08/2006
13	13	NB PEG / Video Interfaces	M59_MLB	08/08/2006
14	14	NB Misc Interfaces	M59_MLB	08/08/2006
15	15	NB DDR2 Interfaces	M59_MLB	08/08/2006
16	16	NB Power 1	M59_MLB	08/08/2006
17	17	NB Power 2	M59_MLB	08/08/2006
18	18	NB Grounds	M59_MLB	08/08/2006
19	19	NB (GM) Decoupling	M57_MLB_MG	08/08/2006
20	20	NB Config Straps	M59_MLB	08/08/2006
21	21	SB: 1 OF 4	M59_MLB	08/08/2006
22	22	SB: 2 OF 4	M59_MLB	08/08/2006
23	23	SB: 3 OF 4	M57_MLB_MG	08/08/2006
24	24	SB: 4 OF 4	M59_MLB	08/08/2006
25	25	SB Decoupling	M59_MLB	08/08/2006
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M57 SMBUS CONNECTIONS	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	M59_MLB	08/08/2006
29	29	DDR2 SO-DIMM Connector B	M59_MLB	08/08/2006
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	M59_MLB	08/08/2006
32	32	DDR2 VRef	M59_MLB	08/08/2006
33	33	CLOCKS	M59_MLB	08/08/2006
34	34	Clock Termination	M59_MLB	08/08/2006
35	35	Mobile Clocking	M59_MLB	08/08/2006
36	36	PATA Connector	(MASTER)	(MASTER)
37	37	FireWire Link (TSB83AA22)	M59_MLB	08/08/2006
38	38	FireWire PHY (TSB83AA22)	M59_MLB	08/08/2006
39	39	ETHERNET CONTROLLER	M59_MLB	08/08/2006
40	40	Ethernet Connector	M59_MLB	08/08/2006
41	41	Yukon Power Control	M59_MLB	08/08/2006
42	42	FW PHY Power Supply	M59_MLB	08/08/2006
43	43	FireWire Port Power	(MASTER)	(MASTER)


PAGE	(.CSA)	CONTENTS	SYNC	DATE
44	46	FireWire Ports	M59_MLB	06/27/2006
45	49	Camera Connector	M59_MLB	08/08/2006
46	50	Internal USB Hub	(MASTER)	(MASTER)
47	52	External USB Connector	M59_MLB	08/08/2006
48	55	Left I/O Board Connector	(MASTER)	(MASTER)
49	56	Current & Thermal Sensors	(MASTER)	(MASTER)
50	57	PCI-E Connections	(MASTER)	(MASTER)
51	58	SMC	M59_MLB	08/08/2006
52	59	SMC Support	M59_MLB	08/08/2006
53	60	LPC+ Debug Connector	(MASTER)	(MASTER)
54	61	Thermal Sensors	M59_MLB	08/08/2006
55	62	Current & Voltage Sensing	M59_MLB	08/08/2006
56	63	SPI BOOTROM	M59_MLB	08/08/2006
57	64	ALS Support	(MASTER)	(MASTER)
58	65	Fan Connectors	(MASTER)	(MASTER)
59	66	Sudden Motion Sensor (SMS)	M59_MLB	08/08/2006
60	67	TPM	M59_MLB	08/08/2006
61	75	IMVP6 CPU VCore Regulator	M59_MLB	08/08/2006
62	76	5V / 1.5V Power Supply	M59_MLB	08/08/2006
63	77	2.5V & 1.2V Regulators	M59_MLB	08/08/2006
64	78	1.8V Supply	(MASTER)	(MASTER)
65	79	3.3V / 1.05V Power Supplies	M59_MLB	08/08/2006
66	80	3.3V G3Hot Supply & Power Control	M57_MLB_MG	08/08/2006
67	81	Power Aliases	(MASTER)	(MASTER)
68	82	DC-In & Battery Connectors	(MASTER)	(MASTER)
69	83	PBus Supply & Batt. Charger	M59_LIO	08/08/2006
70	84	ATI M56 PCI-E	(MASTER)	(MASTER)
71	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
72	86	ATI M56 Core Power	(MASTER)	(MASTER)
73	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
74	88	GPU Straps	M57_MLB_MG	08/08/2006
75	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
76	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
77	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
78	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
79	94	Internal Display Connectors	M57_MLB_MG	08/08/2006
80	97	External Display Connector	M57_MLB_MG	08/08/2006
81	98	M57 SPECIFIC CONNECTORS	(MASTER)	(MASTER)
82	99	LVDS Interface Pull-downs	M57_MLB_MG	08/08/2006
83	100	Revision History	(MASTER)	(MASTER)
84	101	Napa Platform Constraints	(MASTER)	(MASTER)
85	102	More System Constraints	(MASTER)	(MASTER)
86	103	M9 Spacing & Physical Constraints	(MASTER)	(MASTER)
87	104	M57 NET PROPERTIES	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7164	1	SCHEM, TRUCKEE, M57	SCH	CRITICAL	
820-2059	1	PCBF, TRUCKEE, M57	PCB	CRITICAL	

DRAWING
TITLE=TRUCKEE
ABBREV=DRAWING
LAST MODIFIED=Wed Aug 16 19:10:01 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAPTR	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	
				051-7164	REV. 03001
				SHT 1 OF 87	



System Block Diagram

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	2	87	



Power Block Diagram
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	3	87	



BOM NUMBER	BOM NAME	BOM OPTIONS
630-7813	TRUCKEE, 2.16GHZ, B2, 256VRAM, INF, M57	VRAM_256INF, M57_COMMON, CPU_2_16GHZ_B2, EEE_WJJ
630-7812	TRUCKEE, 2.16GHZ, B2, 256VRAM, SAM, M57	VRAM_256SAM, M57_COMMON, CPU_2_16GHZ_B2, EEE_WJH

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7815	TRUCKEE, 2.33GHZ, B2, 256VRAM, INF, M57	VRAM_256INF, M57_COMMON, CPU_2_33GHZ_B2, EEE_WJL
630-7814	TRUCKEE, 2.33GHZ, B2, 256VRAM, SAM, M57	VRAM_256SAM, M57_COMMON, CPU_2_33GHZ_B2, EEE_WJK

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0270	1	IC, 888853, GIGABIT ENET XCVR, 64P QFN, M0	U4101	CRITICAL	
338S0274	1	IC, SMC, HSB/2116	U5800	CRITICAL	SMC_BLANK
341S1931	1	IC, PRGRM, SMC(NEW), M57	U5800	CRITICAL	SMC_PRGRM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U4102	CRITICAL	
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, S01CS	U6301	CRITICAL	BOOTROM_BLANK
341S1924	1	IC, BOOTROM, DEVELOPMENT, UNLOCKED, M57	U6301	CRITICAL	BOOTROM_DEVEL
341S1925	1	IC, BOOTROM, FINAL, LOCKED, M57	U6301	CRITICAL	BOOTROM_FINAL
353S1461	1	IC, ILS9504, SYNC REG CTL, QFN 48	U7530	CRITICAL	
359S0109	1	IC, LOW POWER CLOCK SYNTHESIZER, 68PIN	U3301	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	TPM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3391	1	IC, MDC, B2, PRQ, 2.16GHZ, 34W, 667M, 4M, 479 BGA	U0700	CRITICAL	CPU_2_16GHZ_B2
337S3393	1	IC, MDC, B2, PRQ, 2.33GHZ, 34W, 667M, 4M, 479 BGA	U0700	CRITICAL	CPU_2_33GHZ_B2
338S0269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	

BOM GROUP	BOM OPTIONS
VRAM_128SAM	VRAM_128_SAMSUNG
VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG
VRAM_128INF	GPU_MEM_NOT_SAM, VRAM_128_INFINEON
VRAM_256INF	GPU_MEM_NOT_SAM, GPU_MEM_256M, VRAM_256_INFINEON

BOM GROUP	BOM OPTIONS
M57_COMMON	ALTERNATE, COMMON, M57_COMMON1, M57_COMMON2, M57_COMMON3, M57_COMMON4, M57_DEBUG, ISL6255A, M57_NO_3G
M57_COMMON1	ENET_LOW_PWR_EN, ENET_PWR_S3AC, GPU_BB_CTL
M57_COMMON2	KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
M57_COMMON3	LVDS_PD, FW_PORT_FAULT_PU
M57_COMMON4	BOOTROM_DEVEL, SMC_PRGRM
M57_DEBUG	ITP, ITPCONN, LPCPLUS
M57_TPM	TPM
M57_3G	3G
M57_NO_3G	NO_3G

Extra TPM options:
 SMC_TPM_GP102
 SMC_TPM_GP101
 SMC_TPM_PP

BAR CODE LABELS / EEE #'S

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W9J]	CRITICAL	EEE_WJJ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W3A]	CRITICAL	EEE_WJH
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W3A]	CRITICAL	EEE_WJK
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WDV]	CRITICAL	EEE_WJL

MODULE PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0368	1	IC, ATI, M56P, GRAPHIC, 8800A, LP	U8400	CRITICAL	
333S0354	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
333S0376	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_INFINEON
333S0377	4	IC, SDRAM, GDDR3, 16MX32, 600MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_INFINEON

ALTERNATE PARTS

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37600448	37600445		ALL	SI7806ADM For P3M6296
12880083	12880073		C2516	1.86 MAX ALT TO 1.9 MAX
12880093	12880092		ALL	KEMET IS ALT TO SANYO
12880094	12880060		ALL	330UF_2V_5M03M, D2
12880095	12880060		ALL	330UF_2V_5M03M, D2
12880081	12880061		ALL	150UF_6.3V_25M03M, C2
353S1465	353S1461		ALL	Screened ILS4262 for ILS9504
15280287	15280435		ALL	Alternate for Chicony M05112
15780030	15780111		ALL	Alternate for EAE Neptunia, TXE

BOM CONFIGURATION
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 DRAWING NUMBER: 051-7164 REV: 03001
 SCALE: NONE SHEET 4 OF 87

Power Supply NO_TESTS

Table with columns NO_TEST, EXPOSED_VIA, and test names like IMVP6 RBIAS, P5VS5_RUNSS, P1V5S0_RUNSS, etc.

Functional Test Points

Power Nets

Table listing Power Nets with columns FUNC_TEST, test names (e.g., PP0V9_S0, PP1V05_S0), and pin numbers.

Fan Connectors

Table listing Fan Connectors with columns FUNC_TEST, test names (e.g., PPSV_S0, FAN_LT_PWM), and pin numbers.

Battery Connector

Table listing Battery Connector with columns FUNC_TEST, test names (e.g., BATT_POS, BATT_NEG), and pin numbers.

LPC+ Debug Connector

Table listing LPC+ Debug Connector with columns FUNC_TEST, test names (e.g., PP3V42_G3H, PP5V_S0), and pin numbers.

Left I/O Data Connector

Table listing Left I/O Data Connector with columns FUNC_TEST, test names (e.g., PP1V5_S0, ALS_GAIN), and pin numbers.

Characterization TPs

Table listing Characterization TPs with columns FUNC_TEST, test names (e.g., IMVP_VR_ON, PM_SLP_S3_L), and pin numbers.

Resistor Calibration

Table listing Resistor Calibration with columns FUNC_TEST, test names (e.g., PPSV_S0_ISENSECAL, PP1V8_S3), and pin numbers.

Camera Connector

Table listing Camera Connector with columns FUNC_TEST, test names (e.g., PPSV_S3, USB2_CAMERA_N), and pin numbers.

Inverter Connector

Table listing Inverter Connector with columns FUNC_TEST, test names (e.g., GND_CHASSIS_INVERTER, PPSV_S0_INVERTER), and pin numbers.

Thermal Sensors

Table listing Thermal Sensors with columns FUNC_TEST, test names (e.g., HSTHMSNS_DX_P, HSTHMSNS_DX_N), and pin numbers.

SMC TPs

Table listing SMC TPs with columns FUNC_TEST, test names (e.g., PM_SYSRST_L, SMC_ONOFF_L), and pin numbers.

CPU FSB NO_TESTS

Table listing CPU FSB NO_TESTS with columns NO_TEST, EXPOSED_VIA, and test names (e.g., FSB_A_L<31..3>, FSB_ADS_L).

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

Table listing Misc EXPOSED_VIA Nets with columns EXPOSED_VIA, test names (e.g., DMI_N2S_P<1..0>, DMI_N2S_N<1..0>), and pin numbers.

Misc NO_TESTS


Table listing Misc NO_TESTS with columns NO_TEST, EXPOSED_VIA, and test names (e.g., USB2_CAMERA_P_F, USB2_CAMERA_N_F).

Functional / ICT Test

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: APPLE COMPUTER INC., DRAWING NUMBER 051-7164, REV. 03001, SCALE NONE, SHEET 5 OF 87.



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9



WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	7	OF	87

www.laptop-schematics.com



LAYOUT NOTE: CONNECT R0803 TO TP_VSSSENSE WITH NO STUB.


LAYOUT NOTE: VCCSENSE AND VSSSENSE LINES SHOULD BE OF EQUAL LENGTH.

LAYOUT NOTE: PROVIDE A TEST POINT (WITH NO STUB) TO CONNECT A DIFFERENTIAL PROBE BETWEEN VCCSENSE AND VSSSENSE AT THE LOCATION WHERE THE TWO 54.9 OHM RESISTORS TERMINATE THE 55 OHM TRANSMISSION LINE.


CPU 2 OF 2-PWR/GND
SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	8	OF	87


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling





VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production



CPU Decoupling & VID

SYNC_MASTER=M59_MLS SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 9 OF 87		
NONE			

www.laptop-schematics.com

CPU ITP700FLEX DEBUG SUPPORT

www.laptop-schematics.com

www.laptop-schematics.com




ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBA#) TO ICH7M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

CPU ITP700FLEX DEBUG
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	11	OF	87



NB CPU Interface

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 12	OF 87

LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC



Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACX_OUT, IRTNn, and IREF to 1.5V power rail.
Tie VCCD_TVDDAC, VCCD_QTVDDAC, VCCA_TVDDAC, and
VCCA_TVVBG to 1.5V power rail. Tie VSSA_TVVBG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



PPIV5_S0_NB 504 1305 1603 1786 1706 18A2 1985 1988 19C1 19C4 19C5
19C3 19C2 19C6 19C8 19C7 82A7 8786 87C8 87C4



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP


NB PEG / Video Interfaces

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for Apple logo, Apple Computer Inc., Drawing Number (051-7164), Rev. (03001), Scale (None), and Sheet (13 of 87).



NB Misc Interfaces

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 14	OF 87



NB DDR2 Interfaces

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7164	03001
SCALE		SHT	OF
NONE		15	87



NCTF balls are Not Critical To Function
 These connections can break without
 impacting part performance.
 OMIT

1.05V, Internal Graphics: 3500mA Max
 1.05V, External Graphics: 1500mA Max
 1.5V, Internal Graphics: 5500mA Max


1.8V Max Current
 Speed 1 Channel 2 Channel
 400MTs 1300mA 2400mA
 533MTs 1500mA 2800mA
 667MTs 1700mA 3200mA

NB Power 1
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	16	87	



NB Grounds

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT













III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHT 18	OF 87

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



PP3V3_S0
NBCFG_VCC_LV5

6686	67A3	67B3	67C3	67D5	71D2	79A8	79D3	82A4	82B3
3626	4086	4900	49C4	49C7	52D3	5480	5424	5706	58C4
2588	262C	252C	25D3	2624	2684	2686	2686	24D1	2702
2110	22A4	231A	231A	231A	231A	231A	231A	231A	21C3
27D3	27D8	28A6	28A6	28A6	33D7	33D3	33D8	34A8	
2407	50C7	60D4	61A5	61D8	62A6	63B3	63D6	64B1	64B6
82C6	82D6								

PP3V3_S0
NBCFG_DMI_REVERSE


6686	67A3	67B3	67C3	67D5	71D2	79A8	79D3	82A4	82B3
3626	4086	4900	49C4	49C7	52D3	5480	5424	5706	58C4
2588	262C	252C	25D3	2624	2684	2686	2686	24D1	2702
2110	22A4	231A	231A	231A	231A	231A	231A	231A	21C3
27D3	27D8	28A6	28A6	28A6	33D7	33D3	33D8	34A8	
2407	50C7	60D4	61A5	61D8	62A6	63B3	63D6	64B1	64B6
82C6	82D6								

PP3V3_S0
NBCFG_SDVO_AND_PCIE

6686	67A3	67B3	67C3	67D5	71D2	79A8	79D3	82A4	82B3
3626	4086	4900	49C4	49C7	52D3	5480	5424	5706	58C4
2588	262C	252C	25D3	2624	2684	2686	2686	24D1	2702
2110	22A4	231A	231A	231A	231A	231A	231A	231A	21C3
27D3	27D8	28A6	28A6	28A6	33D7	33D3	33D8	34A8	
2407	50C7	60D4	61A5	61D8	62A6	63B3	63D6	64B1	64B6
82C6	82D6								

NB Config Straps
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	20	87	



NOTE:
POR IS SMC WILL PUT LAN INT'F INTO RESET STATE TO SAVE PWR. INTEL CONFIRMS OK TO LEAVE PINS AS NC


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	21	87	



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

U2100 ICH7-M SB BGA (2 OF 6)

PCI



INT I/F GPIO2/PIRQ*

MISC

NOTE: CHANGE SYMBOL TO RSV[1-9]

MCH_SYNC*

REQ0*	D7	2602	PCI REQ0 L	INT	
GNT0*	E7	TP	PCI GNT0 L	INT	
REQ1*	C16	2602	PCI REQ1 L	INT	
GNT1*	D16	TP	PCI GNT1 L	INT	
REQ2*	C17	2602	PCI REQ2 L	INT	
GNT2*	D17	TP	PCI GNT2 L	INT	
REQ3*	E13	PCI	REQ3 L	INT	
GNT3*	F13	PCI	GNT3 L	INT	
REQ4*/GPIO22	A13			INT	
GNT4*/GPIO48	A14	TP	PCI GNT4 L	INT	
GPIO1/REQ5*	C8			INT	
GPIO17/GNT5*	D8			INT	
C/BE0*	B15	PCI	C BE L<0>	INT	
C/BE1*	C12	PCI	C BE L<1>	INT	
C/BE2*	D12	PCI	C BE L<2>	INT	
C/BE3*	C15	PCI	C BE L<3>	INT	
IRDY*	A7	3703	2602	PCI IRDY L	INT
PAR	E10	1784	PCI PAR	INT	
PCICLK	A9	3406	PCI CLK SB	INT	
DEVSEL*	A12	3703	2602	PCI DEVSEL L	INT
PERR*	C9	3703	2602	PCI PERR L	INT
PLOCK*	E11	2602	PCI LOCK L	INT	
SERR*	B10	3703	2602	PCI SERR L	INT
STOP*	F15	3703	2602	PCI STOP L	INT
TRDY*	F14	3703	2602	PCI TRDY L	INT
PLTRST*	C26	1487	627	PCI PLTRST L	INT
PCIRST*	B18	3702	2602	PCI RST L	INT
(INT 20K PU) PME*	B19	TP	PCI PME L	INT	
PIRQA*	A3	2602	SB GPIO2	INT	
PIRQB*	F7	2602	SB GPIO3	INT	
PIRQC*	F8	80A1	SB DVI HPD	INT	
PIRQD*	G7	3607	ODD PWR	INT	
RSVD0	A9	TP	SB_XOR_A9	INT	
RSVD1	AG8	TP	SB_XOR_AG8	INT	
RSVD2	AH8	TP	SB_XOR_AH8	INT	
RSVD3	F21	TP	SB_RSVD9 (AGA TP3, INTERNAL 20K PU)	INT	
RSVD4	AH20	NB	SB_SYNC L	INT	



SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHT 22 OF 87	



NOTE FOR R2323 (DEF-NOSTUFF) | STRAPPING & PWROK RISING: SB WILL DISABLE TOO TIMER | SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:
 - HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
 - CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE:
 SV_SET_UP IS LINDACARD DETECT
 HI = PRESENT
 LO = NOT PRESENT

LAYOUT NOTE:
 PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4
 SYNC_MASTER=M57_MLB_MG SYNC_DATE=08/08/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 23	OF 87



SB: 4 OF 4

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 24	OF 87





SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	25	87	



RTC Battery Connector



Pullup on SB_GPIO4 removed as it now defaults low for use as DVI_HPD in muxed graphics solution.

Platform Reset Connections

SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Silk: "SYS RST"

Unbuffered

Buffered



Initial resistor values are based on CRB, but may change after characterization.


SB Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	26	87	



M57 SMBUS CONNECTIONS

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 27	OF 87


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



"Expansion" (surface-mount) slot

DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	28	87	

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_SO_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMM_SCL
 - =I2C_SODIMM_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Factory" (thru-hole) slot



DDR2 Bypass Caps (For return current)




DDR2 SO-DIMM Connector B
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	29	87	

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	30	87	

Page Notes


Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

www.laptop-schematics.com

DDR2 Vtt Regulator



www.laptop-schematics.com

Memory Vtt Supply

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	31	87	


www.laptop-schematics.com



www.laptop-schematics.com

DDR2 Vref
SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	32	87	



CRITICAL
Y3301
14.31818
NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

56 (INT PU) 2308 584 PM STPPCI L (FROM ICH7 GPIO18 STPPCI*)
55 (INT PU) 2308 584 PM STPCPU L (FROM ICH7 GPIO20 STPCPU*)

44 3403 705 504 FSB_CLK_CPU N (CPU HOST 133/167MHZ)
45 3403 3405 504 FSB_CLK_CPU P

41 3403 3405 584 FSB_CLK_NB N (GMCH HOST 133/167MHZ)
42 3403 3405 504 FSB_CLK_NB P

36 8706 3405 504 CPU_XDP_CLK N (ITP HOST 133/167MHZ)
37 1193 3405 504 CPU_XDP_CLK P

11 3484 3485 584 NB_CLK_DREFSSCLKIN N (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
10 2484 3485 584 NB_CLK_DREFSSCLKIN P

14 7045 3485 3484 PEG_CLK100M_GPU N (GPU PCI-E 100 MHZ)
13 7045 3485 3484 PEG_CLK100M_GPU P

9 3444 CK410_SRC_CLKREQ1 L (NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?)

16 3405 3403 2202 SB_CLK100M_DMI N (ICH7M DMI 100 MHZ)
15 3405 3403 2202 SB_CLK100M_DMI P

19 3485 3483 584 PCIE_CLK100M_EXCARD_N (FOR PCI-E CARD)
18 3405 3403 584 PCIE_CLK100M_EXCARD_P

22 3403 3405 584 SB_CLK100M_SATA N (ICH SATA 100 MHZ)
21 3403 3405 584 SB_CLK100M_SATA P (FROM ICH7 GPIO35)

24 3405 3405 584 NB_CLK100M_GCLKIN N (GMCH G_CLKIN 100 MHZ)
23 3405 3405 584 NB_CLK100M_GCLKIN P (FROM GMCH CLK_REQ*)

27 3405 4804 584 PCIE_CLK100M_MINI N (WIRELESS PCI-E 100 MHZ)
26 3405 4804 584 PCIE_CLK100M_MINI P

30 3485 3485 584 CK410_SRC7 N (NB CRT/TV GRAPHICS DOTCLK 100MHZ)
29 3485 3485 584 CK410_SRC7 P

32 3806 3405 3403 ENET_CLK100M_PCIE N (GIGA LAN PCI-E 100 MHZ)
33 3806 3405 3403 ENET_CLK100M_PCIE P

7 3485 CK410_27M_SPREAD (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
6 3485 CK410_27M_NONSPREAD

2 2484 2483 584 VR_PWRGD CK410 L (FROM CPU VCORE PWR GOOD)

4 3408 CK410_USB48_FSA (ICH7M USB 48MHZ)
54 3488 CK410_CLK14P3M_TIMER (ICH7M, SIO, LPC REF. 14.318MHZ)
53 3488 CK410_REF1_FCTSELO


FCTSEL1	FCTSELO	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS		
SYNC_MASTER=M59_MLB	SYNC_DATE=08/08/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	87
NONE	33		



PLACEMENT of these caps should be close as possible to the resistors

NEED TO CHECK THE BSEL PULLS

NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2


1

D

D

TPM Crystal Circuit

www.laptop-schematics.com




C

C

www.laptop-schematics.com

SMC G3Hot Oscillator



B

B

www.laptop-schematics.com

A

A

Mobile Clocking

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	35		87

8

7

6

5


4

3

2

1


IDE (ODD) Connector




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com




Placement note
Place within 12.7mm
from ball of SB




PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR PUBLISH IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	36		87



FireWire Link (TSB83AA22)
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	37	87	



FireWire PHY (TSB83AA22)

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	38	87	



ETHERNET CONTROLLER

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	39	87	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET	PART	QTY
	SPACING	PHYSICAL			
PROVIDED	ENETCONN	ENET 100Ω	ENETCONN_P<0>	4003	
BY	ENETCONN	ENET 100Ω	ENETCONN_N<0>	4003	
ETHERNET	ENETCONN	ENET 100Ω	ENETCONN_P<1>	4003	
PHY	ENETCONN	ENET 100Ω	ENETCONN_N<1>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_P<2>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_N<2>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_P<3>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_N<3>	4003	

Page Notes

Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET



Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Transformers should be mirrored on opposite sides of the board



Setting attribute VOLTAGE to arbitrary value to help constraint manager find correct topology
PLACE C4220 & C4221 NEAR ENET_MDI_N<0/1>

Ethernet Connector

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	40	87	

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHT 41	OF 87


www.laptop-schematics.com

3.3V Supply for FWPHY

1.95V Supply for FW PHY



PBUS SO FET



FW PHY Power Supply
SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	42	87	


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTEPWRSW

Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)


Port Power Switch



Enables port power when machine is running or on AC.

Current Limit/Active Late-VG Protection

Late-VG Event Detection



FWLATEVG_3V_REF:
 2.95V when port power is on
 2.81V when port power is off

Current Limits
 0.020 ohm => 2.4A
 0.025 ohm => 2A
 0.030 ohm => 1.66A (Ideal)
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	43	87	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL
PROVIDED	FW	FW_110d	FW_PORT1_TPA_P
BY	FW	FW_110d	FW_PORT1_TPA_N
PHY	FW	FW_110d	FW_PORT1_TPB_P
PAGE	FW	FW_110d	FW_PORT1_TPB_N
	FW	FW_110d	FW_PORT2_TPA_FL_P
	FW	FW_110d	FW_PORT2_TPA_FL_N
	FW	FW_110d	FW_PORT2_TPB_FL_P
	FW	FW_110d	FW_PORT2_TPB_FL_N

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination

Place close to FireWire PHY

TI PHYs require 1uF even though FW spec calls out 0.33uF


Setting attribute VOLTAGE to arbitrary value to help constraint manager find correct topology



Note: The peaking inductors were changed to resistors to allow placement in an area restricted by DFM rules for only Rs and Cs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S0414	4	IND,18nH-15mA,0402	L4660,L4661,L4662,L4663	CRITICAL	

Late-VG Protection Power




PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin R4690 should be 390 Ohms max for a 3.3V rail

"Snapback" & "Late VG" Protection




Cable Power



Note: Trace PPFW_PORT1_VP should handle up to 5A

Cable Power



FireWire Ports

SYNC_MASTER=M59_MLB SYNC_DATE=06/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	44	87	

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

Camera Connector



Camera Connector
SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	45	87	



Internal USB Hub

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	46	87	


Port Power Switch



Right USB Port



USB/SMC Debug Mux




External USB Connector
SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	47	87	

Left I/O Board Connector

www.laptop-schematics.com




Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	48	87	



Current & Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 49 OF 87		
NONE			


www.laptop-schematics.com

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard



PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	50	87	


UNUSED PINS HAVE THE FORMAT SMC_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.



LAYOUT NOTE: PLACE C5807 NEAR PIN F1

LAYOUT NOTE: PLACE R5899 AND C5820 NEAR SMC PIN N14, N15

LAYOUT NOTE: PLACE R5899 AND C5820 NEAR SMC PIN N14, N15



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	51	87	


SMC Reset Button / Brownout Detect




SMC Crystal Circuit



Debug Power Button




SMC AVREF Supply




5305 5203 5106 2104 502	FWH INIT L	FWH INIT L	5106 5203 5106 2104 502
5582 5203 51A7	SMC_PIV05S0_ISENSE	SMC_PIV05S0_ISENSE	5106 5203 5106 2104 502
5584 5203 51D6	SMC_PIV5S0_NB_ISENSE	SMC_PIV5S0_NB_ISENSE	5106 5203 5106 2104 502
5203 5187 29C3 28C3 1487	PM_EXTTLS L	PM_EXTTLS L	5106 5203 5106 2104 502
5203 51C7	TP_SMC_SYS_LED	TP_SMC_SYS_LED	5106 5203 5106 2104 502
5203 51A7	TP_SMC_ANALOG_ID	TP_SMC_ANALOG_ID	5106 5203 5106 2104 502
5203 5186	TP_SMC_BATT_VSET	TP_SMC_BATT_VSET	5106 5203 5106 2104 502
5203 5186	TP_SMC_SYS_VSET	TP_SMC_SYS_VSET	5106 5203 5106 2104 502
5203 5187	TP_SMC_FAN_2_CTL	TP_SMC_FAN_2_CTL	5106 5203 5106 2104 502
5203 5187	TP_SMC_FAN_2_TACH	TP_SMC_FAN_2_TACH	5106 5203 5106 2104 502
5203 5187	TP_SMC_FAN_3_CTL	TP_SMC_FAN_3_CTL	5106 5203 5106 2104 502
5203 5187	TP_SMC_FAN_3_TACH	TP_SMC_FAN_3_TACH	5106 5203 5106 2104 502
5203 51C7	TP_SMC_XDP_TCK	TP_SMC_XDP_TCK	5106 5203 5106 2104 502

51C7	TP_SMC_XDP_TMS	TP_SMC_XDP_TMS	5106 5203 5106 2104 502
5203 51C7	TP_SMC_XDP_TRST L	TP_SMC_XDP_TRST L	5106 5203 5106 2104 502
5203 51D7	TP_SMC_P20	TP_SMC_P20	5106 5203 5106 2104 502
5203 51D7	TP_SMC_P21	TP_SMC_P21	5106 5203 5106 2104 502
5203 51D7	TP_SMC_P22	TP_SMC_P22	5106 5203 5106 2104 502
5203 51D7	TP_SMC_P23	TP_SMC_P23	5106 5203 5106 2104 502
5203 51D7	TP_SMC_P26	TP_SMC_P26	5106 5203 5106 2104 502
5203 51D7	TP_SMC_P27	TP_SMC_P27	5106 5203 5106 2104 502
5203 5186	TP_SMC_FF0	TP_SMC_FF0	5106 5203 5106 2104 502
5203 5186	TP_SMC_FF1	TP_SMC_FF1	5106 5203 5106 2104 502




SMC PWRGD Circuit


Reports when 5V S5 and 3.3V S5 are in regulation




SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting



System (Sleep) LED Circuit



5185 29C3	SMC_INT L	R5930	10K	5A	1/16W	MP-LF	402
6087	SMC_TPM_RESET L	R5931	10K	5A	1/16W	MP-LF	402
8104 5206 51C5 5A2	SMC_ONOFF L	R5932	10K	5A	1/16W	MP-LF	402
8104 5186	SMC_LID	R5933	100K	5A	1/16W	MP-LF	402
5186	SMC_FWE	R5934	10K	5A	1/16W	MP-LF	402
5384 5283 51C7 4785 5C3	SMC_TX L	R5935	10K	5A	1/16W	MP-LF	402
5385 5283 51C7 4785 5C3	SMC_RX L	R5936	100K	5A	1/16W	MP-LF	402
5187 48C3 5C1	SYS_ONEWIRE	R5937	2.0K	5A	1/16W	MP-LF	402
6882 51C5 5D1	SMC_BS_ALERT L	R5938	100K	5A	1/16W	MP-LF	402
5384 5185 5C3	SMC_TMS	R5939	10K	5A	1/16W	MP-LF	402
5384 5185 5C3	SMC_TDO	R5940	10K	5A	1/16W	MP-LF	402
5385 5185 5C1	SMC_TDI	R5941	10K	5A	1/16W	MP-LF	402
5385 51C5 5C3	SMC_TCK	R5942	10K	5A	1/16W	MP-LF	402
5186	SMC_CPU_RESET 3 3 L	R5980	10K	5A	1/16W	MP-LF	402
5186	SMC_XDP_TCK 3 3	R5981	10K	5A	1/16W	MP-LF	402
5187	SMC_XDP_TDO 3 3	R5982	10K	5A	1/16W	MP-LF	402
69A3 51D7	SMC_BATT_TRICKLE_EN L	R5943	10K	5A	1/16W	MP-LF	402
69A6 51D7	SMC_BATT_CHG_EN	R5944	10K	5A	1/16W	MP-LF	402
69A6 51D5 43C5	SMC_ADAPTER_EN	R5945	10K	5A	1/16W	MP-LF	402
51C5	SMC_CASE_OPEN	R5946	10K	5A	1/16W	MP-LF	402
69A6 69A6 51C5 48C3 58C	SMC_BC_ACOK	R5947	470K	5A	1/16W	MP-LF	402
5187 48C3 5C1	SMC_EXCARD_CP	R5948	10K	5A	1/16W	MP-LF	402
60C6 5385 51C5 23C5 5C3	PM_SUS_STAT L	R5983	100K	5A	1/16W	MP-LF	402
51C5 23C3 5C1	PM_SLP_S5 L	R5984	100K	5A	1/16W	MP-LF	402
51A7	SMC_MEM_ISENSE	R5985	100K	5A	1/16W	MP-LF	402

SMC Support

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHT 52	OF 87

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



LPC+ Debug Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	53		87

8 7 6 5 4 3 2 1

D

D

C

C

B


B

A


A

8 7 6 5 4 3 2 1

GPU/Heat Pipe & Bottom Case Skin Thermal Sensor



GPU Die Thermal Sensor



Thermal Sensors

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	NONE	SHT	54 OF 87



Current & Voltage Sensing

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	55	OF	87



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)

R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M

R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM


SPI BOOTROM

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	56		87


D

D

Left ALS Filter




Right ALS Circuit



C

C

Keyboard LED Driver



B

B

A

A

ALS Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	57	87	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	58	87	


www.laptop-schematics.com



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



M59 placement: Bottom-side

Sudden Motion Sensor (SMS)

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	59	87	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

TPM


SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	60	87	



Connect to RUNSS pins to control outputs.
 If unconnected, powers up with VIN.
 NOTE: Be aware of pull-ups to VIN on these signals.

5V S0 FET


5V S3 FET

5V / 1.5V Power Supply
 SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 62	OF 87

2.5V S3 Regulator




$$V_{out} = 0.6V * (1 + R_a / R_b)$$


2.5V S0 FET



2.5V D3Cold FET




1.2V S3 Regulator



$$V_{out} = 0.8V * (1 + R_a / (R_b + R_c))$$

1.2V D3Cold FET



Connect RUNSS off-page to control
If unconnected, powers up with PVIN.
NOTE: Be aware of pull-up on this signal.


2.5V & 1.2V Regulators		
SYNC_MASTER=M59_MLB	SYNC_DATE=08/08/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	63	87	


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



1.8V D3Cold FET



1.8V Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	64	87	



1.05V Current Sense

1.05V S0 Regulator

Placement Note:
 Keep C7990, C7991, R7990, R7994 and R7997 close to inductor

3.3V / 1.05V Power Supplies

SYNC_MASTER=M59_MLB SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	65	87	

Power Control Signals



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Vout = 3.425
200mA max output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PGOOD Signals

66C1 62B3 TP P5V PIV5 PGOOD	TP P5V PIV5 PGOOD	62B3 66C2
66C1 64B4 TP PIV8S3 PGOOD	TP PIV8S3 PGOOD	64B4 66C2

Other S0 Rails PWRGD Circuit

Does not include D3C rails for GPU!!



LTC2903 guaranteed threshold is 93.5% (3.055V, 4.725V, 2.325V, 0.840V)

3.3V G3Hot Supply & Power Control


SYNC_MASTER=M57_MLB_MG SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	66	87	


DC-In Connector



Inrush Limiter



Battery Connector




DC-In & Battery Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	68	87	

PBus Supply & Battery Charger



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1510	1	ISL6257H, BATT CHGR, 28P, QFN, LF	U8300	CRITICAL	ISL6257H
11650004	1	0 OHM, 5%, 1/16W, 0402, SMD, LF	R8304		ISL6257H




Battery Charge FET

PBus Supply & Batt. Charger
 SYNC_MASTER=M59_L10 SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	69	87



ATI M56 PCI-E

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 70 OF 87	


GPU VCore Current Sense

GPU VCore Supply



Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC based on BBP voltage GPIO.




$$V_{out(low)} = 0.6V * (1 + R_a / R_b)$$

$$V_{out(high)} = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:
 $R_a = V_{in} / 50 \mu A$
 $R_b = -V_{out} / 50 \mu A$

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	71	87	

Page Notes

Power aliases required by this page:
 - =PP1V5_GPU_VDD15
 - =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	NONE	SHT	72 OF 87

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




ATI M56 Frame Buffer I/F


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF. Values: D, 051-7164, 03001, NONE, 73 OF 87.






Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters


BOM options provided by this page:
 (NONE)

D

C

B

A



D

C

B

A

ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	77	87	


Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

www.laptop-schematics.com



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	78	87	

TMDS Filtering

Place termination components close to GPU, common mode chokes near connector.




VGA SYNC BUFFERS



PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR


ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	NET_TYPE
			TMDS_CLK_R_P
			TMDS_CLK_R_N
			TMDS_CLK_F_P
			TMDS_CLK_F_N
			TMDS_DATA_F_P<5...0>
			TMDS_DATA_F_N<5...0>

ANALOG FILTERING




DVI INTERFACE

DVI DDC CURRENT LIMIT



Isolation required for DVI power switch

3V LEVEL SHIFTERS



External Display Connector

SYNC_MASTER=M57_MLB_MG SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	80	87	


IR & Sleep LED Connector



Top-Case Connector



Bluetooth (M13P) & SATA HDD Flex Connector



M57 SPECIFIC CONNECTORS

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	81	87	

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.




PGOOD Monitor for GPU Rails



LTC2903 guaranteed threshold is 93.5% (3.055V, 2.325V, 1.685V, 1.120V)


LVDS Mux Selection Qualification

Enables the GPU LVDS path in the mux with the qualification that the GPU has turned on panel power and that the panel power has risen to (near) 3.3V. This should eliminate need for LVDS pulldowns




Divider set to rise to 1.88V nom/1.74V min when panel power is at 3.3V/3.315V. Schmitt trigger voltage max is 1.70V (@2.625V Vcc). R9981 can also be used as pad for cap, creating an RC filter.


GPU DDC Pass FETs



LVDS I/F Mux



Panel/Backlight Control Mux



LVDS Interface Pull-downs
 SYNC_MASTER=M57_MLB_MG SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	NONE	SHT	OF 87

NOTE: SB_GPIO23 has internal 20K PU to default selection to GPU

8

7

6

5

4

3

2

1

Revision History

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

Revision History

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SH# 83	OF 87

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DATA	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_COMMON	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended.
 Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs.
 Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs.
 DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer.
 Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.
 NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_27O1	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_OTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL
MEM_CTRL	MEM_DATA	*	MEM_DATA2CTRL
MEM_CTRL	MEM_DQS	*	MEM_DQS2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_DATA2CMD
MEM_CMD	MEM_DQS	*	MEM_DQS2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DQS2DATA

Need to support MEM_*-style wildcards!

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	?
USB2_2CLK	*	25 MIL	DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

Napa Platform Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7164	03001
	SHT	OF	
	84	87	

GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	?
FB_CLK	*	=2.5:1_SPACING	?
FB_DATA	*	=2.5:1_SPACING	?

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.
 CTRL lines are 55-ohm single-ended impedance.
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	?
TMDS	*	=3:1_SPACING	?
VGA	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	?
TMDS_PAIR2PAIR	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.
 LVDS and TMDS pairs should be kept at least 25 mils apart.
 Ground shields can be used around each pair if spacing cannot be met.
 VGA should be routed as close to 75-ohms single-ended impedance as possible.
 VGA signals should be kept at least 15 mils from other traces.
 Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	?
FW	*	=3:1_SPACING	?

note

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

More System Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	85	87	

M9 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

Unsupported rule

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	ISL2, ISL11	0.1 MM	?
1.8:1_SPACING	ISL2, ISL11	0.1 MM	?
2:1_SPACING	ISL2, ISL11	0.1 MM	?
2.5:1_SPACING	ISL2, ISL11	0.1 MM	?
3:1_SPACING	ISL2, ISL11	0.1 MM	?
4:1_SPACING	ISL2, ISL11	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	ISL2, ISL11	0.1 MM	?
CLK_PCIE	ISL2, ISL11	0.1 MM	?
CLK_MED	ISL2, ISL11	0.1 MM	?
CLK_SLOW	ISL2, ISL11	0.1 MM	?
CPU_COMP	ISL2, ISL11	0.1 MM	?
CPU_OTLREF	ISL2, ISL11	0.1 MM	?
CPU_VCCSENSE	ISL2, ISL11	0.1 MM	?
DMI	ISL2, ISL11	0.1 MM	?
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
MEM_2OTHER	ISL2, ISL11	0.1 MM	?
PCIE	ISL2, ISL11	0.1 MM	?
SATA	ISL2, ISL11	0.1 MM	?
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
VGA	ISL2, ISL11	0.1 MM	?

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_ADDR2ADDR_OVERRIDE	*	=STANDARD_OVERRIDE	?
FSB_ADSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_ADDR2DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_DATA2DATA_OVERRIDE	*	=STANDARD_OVERRIDE	?
FSB_DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_DATA2DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_2OTHER_OVERRIDE	*	0.5 MM_OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_2PCI_OVERRIDE	*	0.1 MM_OVERRIDE	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S_OVERRIDE	*	Y	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE
MEM_70D_OVERRIDE	*	Y	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE
MEM_85D_OVERRIDE	*	Y	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE

M9 Spacing & Physical Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	86	87	



M57 NET PROPERTIES

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 87 OF 87		
NONE			