

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

SCHEM, MLB, X425

08/06/2014 PROTO1A

Page	(csa)	Contents	Sync	Date	Page	(csa)	Contents	Sync	Date
1	1	Table of Contents	MASTER		42	51	SMC Shared Support	CLEAN X305	06/24/2014
2	2	BOM Configuration	CLEAN X305	05/30/2014	43	52	SMC Project Support	CLEAN X305	05/30/2014
3	3	BOM Configuration	J15 MLB	10/31/2012	44	53	SMBus Connections	CHANG J45	11/26/2012
4	4	PD Parts	J15 MLB	10/31/2012	45	54	High Side Voltage and Current Sensing	CLEAN X305 PEG	02/18/2014
5	5	CPU DMI/PEG/FDI/RSVD	CLEAN X305 PEG	02/18/2014	46	55	Load Side Voltage and Current Sensing	CLEAN X305 PEG	02/18/2014
6	6	CPU Clock/Misc/JTAG/CFG	J15 REFERENCE	12/18/2012	47	56	Debug Sensors	CLEAN X305	01/14/2014
7	7	CPU DDR3 Interfaces	J15 REFERENCE	12/18/2012	48	58	Thermal Sensors	CHANG J45	11/26/2012
8	8	CPU Power	J15 REFERENCE	12/18/2012	49	60	Fan Connectors	J15 MLB	10/31/2012
9	9	CPU Ground	J15 REFERENCE	12/18/2012	50	61	SPI Debug Connector	CLEAN X305 PEG	02/18/2014
10	10	CPU Decoupling	J15 REFERENCE	12/18/2012	51	62	AUDIO:CODEC, ANALOG	JOR J45	07/30/2013
11	11	PCH RTC/HDA/JTAG/SATA/CLK	J15 REFERENCE	12/18/2012	52	63	AUDIO:CODEC, DIGITAL	JOR J45	07/30/2013
12	12	PCH DMI/FDI/PM/GFX/PCI	J15 REFERENCE	12/18/2012	53	64	AUDIO: SPEAKER AMP	JOR J45	07/30/2013
13	13	PCH PCI-E/USB	J15 REFERENCE	12/18/2012	54	65	AUDIO: JACK	CLEAN X305	06/24/2014
14	14	PCH GPIO/MISC/NCTF	CLEAN X305 PEG	02/18/2014	55	66	AUDIO: JACK TRANSLATORS	CLEAN X305	06/24/2014
15	15	PCH Power	J15 REFERENCE	12/18/2012	56	70	DC-In & Battery Connectors	CLEAN X305 PEG	02/18/2014
16	16	PCH Grounds	J15 REFERENCE	12/18/2012	57	71	PBus Supply & Battery Charger	CLEAN X305	01/15/2014
17	17	PCH DECOUPLING	J15 REFERENCE	12/18/2012	58	72	CPU VR12.5 VCC Regulator IC	CLEAN X305 PEG	02/24/2014
18	18	CPU & PCH XDP	J15 MLB	10/31/2012	59	73	CPU VR12.5 VCC Power Stage	J15 MLB	10/31/2012
19	19	Chipset Support	J15 REFERENCE	12/18/2012	60	74	1.35V DDR3L SUPPLY	CLEAN X305	01/15/2014
20	20	Project Chipset Support	J15 REFERENCE	01/14/2013	61	75	5V / 3.3V Power Supply	CLEAN X305 PEG	02/18/2014
21	21	CPU Memory S3 Support	CLEAN X305G	07/01/2014	62	76	1V05V POWER SUPPLY	CLEAN X305 PEG	02/18/2014
22	22	DDR3 VREF MARGINING	CLEAN X305	01/14/2014	63	77	LCD/KBD Backlight Driver	CLEAN X305 PEG	02/19/2014
23	23	DDR3 SDRAM Bank A (1 OF 2)	J15 MLB	10/31/2012	64	78	Misc Power Supplies	CLEAN X305	01/15/2014
24	24	DDR3 SDRAM Bank A (2 OF 2)	J15 MLB	10/31/2012	65	79	X249 Boost Power Supply	CLEAN X305	05/30/2014
25	25	DDR3 SDRAM Bank B (1 OF 2)	J15 MLB	10/31/2012	66	80	Power FETs	CLEAN X305 PEG	02/18/2014
26	26	DDR3 SDRAM Bank B (2 OF 2)	J15 MLB	10/31/2012	67	81	Power Control 1/ENABLE	CLEAN X305	05/30/2014
27	27	DDR3 Termination	J15 MLB	10/31/2012	68	83	eDP Display Connector	CLEAN X305 PEG	02/18/2014
28	28	Thunderbolt Host (1 of 2)	T29 RR	01/14/2013	69	95	RIO Connectors	CLEAN X305G	01/14/2014
29	29	Thunderbolt Host (2 of 2)	T29 RR	01/14/2013	70	100	Power Aliases	CLEAN X305	05/30/2014
30	30	Thunderbolt Mobile Support	CLEAN X305	06/24/2014	71	102	Signal Aliases	J15 MLB	10/31/2012
31	32	Thunderbolt Connector A	CLEAN X305	06/24/2014	72	104	Functional Test Points	J15 MLB	10/31/2012
32	33	Thunderbolt Connector B	CLEAN X305	06/24/2014	73	105	NC & No Test	J15 MLB	10/31/2012
33	34	DDC Crossbar	J15 REFERENCE	11/16/2012	74	110	PCB Rule Definitions	SIDLE J45	12/10/2012
34	35	X87 CONNECTOR	CLEAN X305	01/15/2014	75	111	CPU Constraints	CLEAN X305 PEG	02/18/2014
35	37	SSD Connector	CLEAN X305 PEG	02/18/2014	76	112	PCH Constraints 1	SIDLE J45	12/10/2012
36	39	Camera 1 of 2	CLEAN X305	06/24/2014	77	113	PCH Constraints 2	CLEAN X305 PEG	02/18/2014
37	40	Camera 2 of 2	CLEAN X305	06/24/2014	78	114	Memory Constraints	SIDLE J45	12/10/2012
38	46	USB 3.0 CONNECTORS	J15 MLB	10/31/2012	79	115	Thunderbolt Constraints	SIDLE J45	12/10/2012
39	48	KEYBOARD/TRACKPAD (1 OF 2)	CLEAN X305 PEG	02/18/2014	80	116	Camera Constraints	SIDLE J45	12/10/2012
40	49	KEYBOARD/TRACKPAD (2 OF 2)	CLEAN X305	05/30/2014	81	117	SMC Constraints	SIDLE J45	12/10/2012
41	50	SMC	CLEAN X305	01/15/2014	82	118	Project Specific Constraints	SIDLE J45	12/10/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00330	1	SCHEM MLB X305	SCH	CRITICAL	
820-00138	1	PCBF MLB X305	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=ABBREV
LAST MODIFIED=08/06/2014 6:13:00 AM

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

X425 BOM Groups

BOM GROUP	BOM OPTIONS
X425_COMMON	ALTERNATE, COMMON, X425_COMMON1, X425_COMMON2, X425_PROGPARTS
X425_COMMON1	CPUMEM:S0, TBTHV:P15V, SKIP_5V3V3:AUDIBLE, CPUPEG:X8X8, S2_PWR:S0, SMC_SUSACK:YES
X425_COMMON2	EDP:YES, XDP, SSD_PWR_EN:GPIO, CAM_WAKE:NO, SAMCONN, APCLKRQ:ISOL, DDRREG_PGD:N, CRW_SPRT, WLAN_SW:SIL
X425_PVT	BKLT:PROD, SENSOR_NONPROD:N
X425_PROGPARTS	SMC_PROG:BASE, BOOTROM_PROG:PROTO1A, TBTRM:PROG
X425_DEVEL:ENG	ALTERNATE, XDP_DEBUG, S0PGOOD_ISL, SENSOR_NONPROD:Y, SENSOR_NONPROD_R, BKLT:ENG, DBGLED, X249:BOOST
X425_DEVEL:DVT	ALTERNATE, XDP_DEBUG, BKLT:PROD, SENSOR_NONPROD:N, DBGLED
X425_DEVEL:PVT	XDP_DEBUG
XDP_DEBUG	XDP_CONN, XDP_PCH

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00039	COMMON PARTS, MLB, X425	X425_COMMON
985-00043	DEV, MLB, X425	X425_DEVEL:ENG
639-00534	PCBA, MLB, CTO, 16G-HYN, X425	BASE_BOM, DEVEL_BOM, CPU_CRW:CTO, RAM:HYNIX_1866
639-00535	PCBA, MLB, CTO, 16G-MIC, X425	BASE_BOM, DEVEL_BOM, CPU_CRW:CTO, RAM:MICRON_1866

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00057	1	CRW SR12W PRQ C0 2 2 47W 4+3E 1 2 6W BGA	U0500	CRITICAL	CPU_CRW:BETTER
337S00058	1	CRW SR12X PRQ C0 2 5 47W 4+3E 1 2 6W BGA	U0500	CRITICAL	CPU_CRW:BEST
337S00059	1	CRW SR12Y PRQ C0 2 8 47W 4+3E 1 2 6W BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC QENV LPT M HMB7 C2 SR199 PRQ FCBGA	U1100	CRITICAL	
338S1247	1	IC TBT FR 4C A0 PRQ C10 SR13C FCBGA288	U2800	CRITICAL	
338S1264	1	IC BCM15700A2 S2 PCIe CNRA 828 200FCBGA	U3900	CRITICAL	
333S0700	1	IC SDRAM 4GBIT DDR3L 1600 ODDMA 96B FBGA	U4000	CRITICAL	
333S0802	16	IC SDRAM 25NM 512MB8 DDR3L 1866 78B FBGA		CRITICAL	HYNIX_1866_S
333S0719	16	IC SDRAM 4GBIT DDR3 1866 V80A 78B FBGA		CRITICAL	MICRON_1866_S
333S0802	32	IC SDRAM 25NM 512MB8 DDR3L 1866 78B FBGA		CRITICAL	HYNIX_1866
333S0719	32	IC SDRAM 4GBIT DDR3 1866 V80A 78B FBGA		CRITICAL	MICRON_1866

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1866_S	HYNIX_1866_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:MICRON_1866_S	MICRON_1866_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM:HYNIX_1866	HYNIX_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:MICRON_1866	MICRON_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L

COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00039	1	COMMON PARTS MLB X425	BASE	CRITICAL	BASE_BOM
985-00043	1	DEV MLB X425	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

BOM Configuration

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 2 OF 118
 SHEET: 2 OF 82

www.laptop-schematics.com

Programmables - All builds

PART NUMBER	QUANTITY	DESCRIPTION	UOM	CATEGORY	REMARKS
335S0915	1	IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON	U2890	CRITICAL	TBTROM:BLANK
341S00133	1	T29,FALCON RIDGE(VXXXX)PROTO 1A,X425	U2890	CRITICAL	TBTROM:PROG

SMC

PART NUMBER	QUANTITY	DESCRIPTION	UOM	CATEGORY	REMARKS
338S1214	1	IC,SMC-B1,40MHZ/50MIPS,SCPL FW,1578GA	U5000	CRITICAL	SMC_PROG:BLANK
341S00125	1	IC,SMC-B1,EXT (V2.24A31) PROTO 1A,X425	U5000	CRITICAL	SMC_PROG:BASE


EFI ROM


PART NUMBER	QUANTITY	DESCRIPTION	UOM	CATEGORY	REMARKS
335S00007	1	IC,SERIAL FLASH,64MB,3V,WSON,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:WIN
335S00006	1	IC,SERIAL FLASH,64MB,3V,WSON,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:MAC
341S00131	1	IC,EFI ROM (VXXXX) PROTO 1A,X425	U6100	CRITICAL	BOOTROM_PROG:PROTO1A

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Rpson alt to NEC
197S0478	197S0479		ALL	NEC Alt to Rpson
371S0713	371S0558		ALL	NEC alt to ST
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S00008		ALL	Panasonic alt to TDK
376S1217	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NEC alt to Diodes
376S1089	376S1128		ALL	NEC alt to Diodes
128S0371	128S0376		ALL	Kemet alt to Sanyo
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYWIK
311S0649	311S0541		ALL	ON alt to Toshiba
376S00014	376S0761		ALL	Toshiba alt to Vishay
740S00003	740S0135		ALL	ARM alt to Tyco
377S0155	377S00011		ALL	On Semi alt to Infineon
377S0184	377S00011		ALL	Infineon alt to Infineon

www.laptop-schematics.com


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 3 OF 118	
		SHEET 3 OF 82	




X425 THERMAL MODULE STANDOFF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
860-00184	2	STANDOFF, THERMAL/FAN, W/O MYLAR, X305	SH0423, SH0425	CRITICAL	




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DVMX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	




X425 POGO PINS



SMT GND TEST PONTS




RIO FLEX BRACKET BOSS (860-00166)




X425 STAND OFF

860-1448



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PD Parts			
	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	4 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	4 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PPVCOMP_S0_CPU_...

PPVCCIO_S0_CPU_...

OMIT_TABLE

OMIT_TABLE

U0500 HASWELL BGA

U0500 HASWELL BGA

SYM 1 OF 12

SYM 10 OF 12

DMI

EDP

FDI

DIGITAL DISPLAY INTERFACES

PCI EXPRESS BASED INTERFACE SIGNALS

NO_TEST

U0500 HASWELL BGA

U0500 HASWELL BGA

SYM 12 OF 12

SYM 12 OF 12

RESERVED

RESERVED

DAISY_CHAIN_NCTF

DAISY_CHAIN_NCTF

DAISY_CHAIN_NCTF

DAISY_CHAIN_NCTF

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

NO_TEST

TEST POINT	TEST STRATEGY	TEST POINT	TEST STRATEGY
TP0500	CPU DC A3 B3	TP0531	CPU DC BF51
TP0510	CPU DC A4	TP0501	CPU DC D1
TP0520	CPU DC A51	TP0511	CPU DC D54
TP0530	CPU DC A52 B52		
	CPU DC A53 B53		
	CPU DC B2 C3		
	CPU DC A3 B3		
	CPU DC A52 B52		
	CPU DC A53 B53		
	CPU DC B54 C54		
	CPU DC B1 C1		
	CPU DC B2 C2		
	CPU DC B3 C3		
	CPU DC B54 BE54		
	CPU DC BD1 BE1		
	CPU DC BE2 BF2		
	CPU DC BE3 BF3		
	CPU DC BE52 BF52		
	CPU DC BE53 BF53		
	CPU DC BD54 BE54		
	CPU DC BE2 BF2		
	CPU DC BE3 BF3		
	CPU DC BF4		


CPU Daisy-Chain Strategy:
Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.

- RSVD132 AN35 X NC
- RSVD133 AN37 X NC
- RSVD134 AF9 X NC
- RSVD135 AE9 X NC
- RSVD136 G14 X NC
- RSVD137 G17 X NC
- RSVD138 AD45 X NC
- RSVD139 AG45 X NC

SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	5 OF 118
		SHEET	5 OF 82
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

D



C


C

B

B


CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER XCRESETB 0 = WAIT FOR BIOS
 CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

These can be placed close to J1800 and only for debug access



A


A



BOM GROUP	BOM OPTIONS
CPUEG:X8X8	CPUCFG5_PD
CPUEG:X8X4X4	CPUCFG6_PD,CPUCFG5_PD

To use PEG X16 configuration, simply remove CPUEG:X8X8 and CPUEG:X8X4X4 from BOMs.

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Clock/Misc/JTAG/CFG			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		PAGE	6 OF 118
		SHEET	6 OF 82



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

CPU DDR3 Interfaces

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 7 OF 118
 SHEET: 7 OF 82

D

C

B

A



NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA
 PPVCCIO_S0_CPU
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.05V

PLACE_NEAR=U0500.C50:50.8mm
 PLACE_SIDE=BOTTOM
 R0860 100 5% MF-LF 402.2


Max load: 300mA
 PPVCOMP_S0_CPU
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.05V

R0802.2: PLACE_NEAR=U0500.J50:2.54mm
 R0810.2: PLACE_NEAR=U0500.J53:38mm
 R0800.2: PLACE_NEAR=R0810.1:2.54mm

Connections are required for BDW CPU support.

FC_D5 D5 PP1V05_S0_CPU_VCCST
 FC_D3 D3 CPU_VCCST_PWRGD

SYMC MASTER=J15 REFERENCE		SYMC DATE=12/18/2012	
CPU Power			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	8 OF 118
		SHEET	8 OF 82




SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Ground			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	9 OF 118
		SHEET	9 OF 82

CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1020-C1023):

Place near U0500 on bottom side NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1068-C1076):

NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):




CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



CPU VCCST Decoupling

Intel recommendation: 1x 0.1uF 0402, 1x 4.7uF 0805
Apple Implementation: 1x 0.1uF 0201, 1x 4.7uF 0402



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	10 OF 118
		SHEET	10 OF 82

NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

D

C

B


A

D

C

B

A



SATA Port assignments:

Primary HDD/SSD (SATA only)

Secondary HDD/SSD (SATA only)

Reserved: ODD


Unused

PCie:
Reserved: Ethernet (if not combo w/SD Card)

Unused

NOTE: ENET pair only used if SD Card Reader is USB3.

NOTE: SSC control is ganged on PCIE 0-3 and 4-7 clocks. PEG-attached (CPU) PCIE devices must use one set, while PCH-attached PCIE devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.



Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
If HDA = S0, must also ensure that signal cannot be high in S3.

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 11 OF 118

SHEET: 11 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



www.laptop-schematics.com

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PCH DMI / FDI / PM / GFX / PCI			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	12 OF 82
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C

B

A

USB3 Port Assignments:

Unused

PCIe/USB3 Port Assignments:

SD Card Reader (& Ethernet if combo)

PCIe Port Assignments:

AirPort

Camera

SSD (Gumstick) Lane 0 (PCIe-only) Or PCIe switch if TBT/SSD


SSD (Gumstick) Lane 1 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 2 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 3 (PCIe-only) Or PCIe switch if TBT/SSD

OMIT_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (9 OF 11)



USB Port Assignments:

- Ext A (LS/FS/HS)
Ext C (LS/FS/HS)
Reserved: SD (HS)
Reserved: WiFi (HS)
Unused
Reserved: PSOC (Legacy Trackpad)
Unused
Unused
Ext B (LS/FS/HS)
Ext D (LS/FS/HS)
Reserved: Camera
BT
IR
Trackpad

USB3 Port Assignments:

- Ext A (SS)
Ext B (SS)
Ext C (SS)
Ext D (SS)






Table with 4 columns: Pin, Resistor, Value, and Function. Includes entries for LPC AD R<0>, LPC AD R<1>, etc.



OMIT_TABLE



U1100 LYNXPPOINT MOBILE FCBGA (3 OF 11)



Metadata box containing Apple logo, Apple Inc., drawing title 'PCH PCI-E/USB', revision '13 OF 118', and date '13 OF 82'.

Pull-up/down on chipset support page (depends on TBT controller)
 Falcon Ridge: TBT_CIO_PLUG_EVENT_L, requires pull-up (S0), no isolation necessary.
 Cactus Ridge: TBT_CIO_PLUG_EVENT, requires pull-down & isolation.


OMIT_TABLE



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES, MF, 1A MAX, 0.0 OHM, 5%, 0201, BLACK	R1456		BDW_SPRT



NOTE: GPIO0 pull-up/down on project-specific page

NOTE: GPIO70 pull-up/down on project-specific page

www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

PAGE TITLE: PCH GPIO/MISC/NCTF

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 14 OF 118
 SHEET: 14 OF 82




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH Power			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
		PAGE	15 OF 118
		SHEET	15 OF 82




www.laptopschematics.com

www.laptopschematics.com

www.laptopschematics.com

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PCH Grounds			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	16 OF 118
		SHEET	16 OF 82



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PCH DECOUPLING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: <BRANCH>

PAGE: 17 OF 118


SHEET: 17 OF 82

Extra BPM Testpoints

- 75 6 XDP_BPM_L<2> TP1802
- 75 6 XDP_BPM_L<3> TP1803
- 75 6 XDP_BPM_L<4> TP1804
- 75 6 XDP_BPM_L<5> TP1805
- 75 6 XDP_BPM_L<6> TP1806
- 75 6 XDP_BPM_L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH/XDP Signals

Signal	Component	Notes
XDP DA0 USB EXTA OC L	R1890 SHORT	(All 10 R's)
XDP DA2 SSD PWR EN	R1895 SHORT	NONE NONE NONE 201
XDP DA3 CAMERA PWR EN	R1893 SHORT	NONE NONE NONE 201
XDP DB0 USB EXTB OC L	R1894 SHORT	NONE NONE NONE 201
XDP DB2 SD PWR EN	R1896 SHORT	NONE NONE NONE 201
XDP DB3 SDCONN STATE CHANGE L	R1897 SHORT	NONE NONE NONE 201
XDP DC0 DP AUXCH ISOL L	R1872 SHORT	NONE NONE NONE 201
XDP DC1 SATARDVR EN	MAKE_BASE=TRUE	NONE NONE NONE 201
XDP DC2 ODD PWR EN L	MAKE_BASE=TRUE	NONE NONE NONE 201
XDP DC3 JTAG ISP TCK	R1875 SHORT	NONE NONE NONE 201
XDP DD0 SSD PCIE SEL L	R1876 SHORT	NONE NONE NONE 201
XDP DD1 MLB RAMCFG1	MAKE_BASE=TRUE	NONE NONE NONE 201
XDP DD2 ENETSD CLKREQ L	MAKE_BASE=TRUE	NONE NONE NONE 201
XDP DD3 AP CLKREQ L	R1879 SHORT	NONE NONE NONE 201


PCH/XDP Signal Isolation Notes:
 'Output' non-XDP signals require pulls.
 'Output' PCH/XDP signals require pulls.
 R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

Unused PCH/XDP Signals


- XDP DA1 USB EXTC OC L TP1810
- XDP DB1 USB EXTD OC L TP1811
- XDP FC0 HDD PWR EN TP1812
- XDP FC1 GPU GOOD TP1813

PAGE TITLE		SYNC DATE=10/31/2012	
CPU & PCH XDP		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


PCH Reset Button




PCH PWROK Generation




VCCST (1.05V S0) PWRGD



PCH 33MHz Clocks




System RTC Power Source & 32kHz / 25MHz Clock Generator




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	19 OF 118
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	19 OF 82
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap


Must pull signal correctly even if always USB or PCIe




LCD HPD Inverter




HDMI HPD pull-down



Platform Reset Connections




RAM Configuration Straps




Falcon Ridge Support

RR output is open-drain, no isolation necessary




Falcon Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V




GS3 Connector Support

DEVSLP not supported on LPT-H



GPIO Glitch Prevention



SYNC MASTER=J15 REFERENCE		SYNC DATE=01/14/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.


WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L



MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=CLEAN X305G		SYNC DATE=07/01/2016	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	21 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	21 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU-Based Margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.70mV per step



NOTE: CPU has single output for VREFCA.
 Connected to 4 DRAMs.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREF
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V) 0.600V (DAC: 0x2E.5)		DDR3L (1.35V) 0.675V (DAC: 0x34)		LPDDR3 (1.2V) 1.200V (DAC: 0x5D) DDR3L (1.35V) 1.343V (DAC: 0x68)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV) 0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA) 0.000V - 2.694V (0x00 - 0xD1)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced) +25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output 3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider




SYNC MASTER=CLEAN X305 SYNC DATE=01/14/2014

DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 118
 SHEET: 22 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 23 OF 118
 SHEET: 23 OF 82



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 24 OF 118
 SHEET: 24 OF 82



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012


DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.


Apple logo

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	25 OF 118
SHEET	25 OF 82



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
DDR3 SDRAM Bank B (2 OF 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	26 OF 118
		SHEET	26 OF 82

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D

D

C

C

B

B




A

A


www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
DDR3 Termination			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	27 OF 118
		SHEET	27 OF 82





Pin	Signal	Component	Value
75 71 5	PCIE TBT R2D C P<0>	C2800	0.1UF
75 71 5	PCIE TBT R2D C N<0>	C2801	0.1UF
75 71 5	PCIE TBT R2D C P<1>	C2802	0.1UF
75 71 5	PCIE TBT R2D C N<1>	C2803	0.1UF
75 71 5	PCIE TBT R2D C P<2>	C2804	0.1UF
75 71 5	PCIE TBT R2D C N<2>	C2805	0.1UF
75 71 5	PCIE TBT R2D C P<3>	C2806	0.1UF
75 71 5	PCIE TBT R2D C N<3>	C2807	0.1UF



Pin	Signal	Component	Value
75 71 5	DP TBTSNK0 ML C P<0>	C2820	0.1UF
75 71 5	DP TBTSNK0 ML C N<0>	C2821	0.1UF
75 71 5	DP TBTSNK0 ML C P<1>	C2822	0.1UF
75 71 5	DP TBTSNK0 ML C N<1>	C2823	0.1UF
75 71 5	DP TBTSNK0 ML C P<2>	C2824	0.1UF
75 71 5	DP TBTSNK0 ML C N<2>	C2825	0.1UF
75 71 5	DP TBTSNK0 ML C P<3>	C2826	0.1UF
75 71 5	DP TBTSNK0 ML C N<3>	C2827	0.1UF
75 71 5	DP TBTSNK0 AUXCH C P	C2828	0.1UF
75 71 5	DP TBTSNK0 AUXCH C N	C2829	0.1UF

Pin	Signal	Component	Value
75 71 5	DP TBTSNK1 ML C P<0>	C2830	0.1UF
75 71 5	DP TBTSNK1 ML C N<0>	C2831	0.1UF
75 71 5	DP TBTSNK1 ML C P<1>	C2832	0.1UF
75 71 5	DP TBTSNK1 ML C N<1>	C2833	0.1UF
75 71 5	DP TBTSNK1 ML C P<2>	C2834	0.1UF
75 71 5	DP TBTSNK1 ML C N<2>	C2835	0.1UF
75 71 5	DP TBTSNK1 ML C P<3>	C2836	0.1UF
75 71 5	DP TBTSNK1 ML C N<3>	C2837	0.1UF
75 71 5	DP TBTSNK1 AUXCH C P	C2838	0.1UF
75 71 5	DP TBTSNK1 AUXCH C N	C2839	0.1UF

Pin	Signal	Component	Value
57 71 5	PCIE TBT D2R C P<0>	C2840	0.1UF
57 71 5	PCIE TBT D2R C N<0>	C2841	0.1UF
57 71 5	PCIE TBT D2R C P<1>	C2842	0.1UF
57 71 5	PCIE TBT D2R C N<1>	C2843	0.1UF
57 71 5	PCIE TBT D2R C P<2>	C2844	0.1UF
57 71 5	PCIE TBT D2R C N<2>	C2845	0.1UF
57 71 5	PCIE TBT D2R C P<3>	C2846	0.1UF
57 71 5	PCIE TBT D2R C N<3>	C2847	0.1UF



Pin	Signal	Component	Value
75 71 5	DP TBTSNK0 ML P<0>	C2820	0.1UF
75 71 5	DP TBTSNK0 ML N<0>	C2821	0.1UF
75 71 5	DP TBTSNK0 ML P<1>	C2822	0.1UF
75 71 5	DP TBTSNK0 ML N<1>	C2823	0.1UF
75 71 5	DP TBTSNK0 ML P<2>	C2824	0.1UF
75 71 5	DP TBTSNK0 ML N<2>	C2825	0.1UF
75 71 5	DP TBTSNK0 ML P<3>	C2826	0.1UF
75 71 5	DP TBTSNK0 ML N<3>	C2827	0.1UF
75 71 5	DP TBTSNK0 AUXCH C P	C2828	0.1UF
75 71 5	DP TBTSNK0 AUXCH C N	C2829	0.1UF
75 71 5	DP TBTSNK1 ML P<0>	C2830	0.1UF
75 71 5	DP TBTSNK1 ML N<0>	C2831	0.1UF
75 71 5	DP TBTSNK1 ML P<1>	C2832	0.1UF
75 71 5	DP TBTSNK1 ML N<1>	C2833	0.1UF
75 71 5	DP TBTSNK1 ML P<2>	C2834	0.1UF
75 71 5	DP TBTSNK1 ML N<2>	C2835	0.1UF
75 71 5	DP TBTSNK1 ML P<3>	C2836	0.1UF
75 71 5	DP TBTSNK1 ML N<3>	C2837	0.1UF
75 71 5	DP TBTSNK1 AUXCH C P	C2838	0.1UF
75 71 5	DP TBTSNK1 AUXCH C N	C2839	0.1UF

Pin	Signal	Component	Value
75 71 5	DP TBTSNK1 ML P<0>	C2830	0.1UF
75 71 5	DP TBTSNK1 ML N<0>	C2831	0.1UF
75 71 5	DP TBTSNK1 ML P<1>	C2832	0.1UF
75 71 5	DP TBTSNK1 ML N<1>	C2833	0.1UF
75 71 5	DP TBTSNK1 ML P<2>	C2834	0.1UF
75 71 5	DP TBTSNK1 ML N<2>	C2835	0.1UF
75 71 5	DP TBTSNK1 ML P<3>	C2836	0.1UF
75 71 5	DP TBTSNK1 ML N<3>	C2837	0.1UF
75 71 5	DP TBTSNK1 AUXCH C P	C2838	0.1UF
75 71 5	DP TBTSNK1 AUXCH C N	C2839	0.1UF

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash. If strap != bit then security is enabled?

Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
- 0 - GPIO_13
 - 1 - GPIO_1
 - 2 - GPIO_2
 - 3 - GPIO_3
 - 4 - GPIO_5
 - 5 - PCIE_RST_1_N
 - 6 - PCIE_RST_2_N
 - 7 - PCIE_RST_3_N
 - 8 - GPIO_15
 - 9 - GPIO_11
 - 10 - GPIO_14
 - 11 - GPIO_0
 - 12 - GPIO_12
 - 13 - GPIO_10
 - 14 - PB_LSTX
 - 15 - PB_LSRX

SYNC MASTER=T29 RR SYNC DATE=01/14/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	28 OF 118
SHEET	28 OF 82

D

C

B

A

D

C

B


A

U2950

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max

Max Current = 4A (85C)

1.05V TBT "CIO" Switch
Internal switch not functional on RR.



J45 Implementation: 4 X 10uF
X425 Implementation: 3 X 20uF

TBT "POC" Power-up Reset

SYNC MASTER=T29 RR SYNC DATE=01/14/2013

Thunderbolt Host (2 of 2)	
Apple Inc.	DRAWING NUMBER: <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:	REVISION: <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH: <BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 29 OF 118
II NOT TO REPRODUCE OR COPY IT	SHEET: 29 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Thunderbolt 15V Boost Regulator




BATLOW# Isolation



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
Thunderbolt Mobile Support			
Apple Inc.	DRAWING NUMBER	<SCH_NUM> D	
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	30 OF 118	
	SHEET	30 OF 82	

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

Thunderbolt Connector A


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	32 OF 118
SHEET	31 OF 82

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)

Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

Thunderbolt Connector B

Apple Inc.


DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 33 OF 118
SHEET: 32 OF 82

DDC Crossbar

Only necessary on dual-port hosts.
On single-port hosts alias TBTPA_DDC to TBTSNK0_DDC.
NEVER SEND AUXCH THROUGH CROSSBAR!




Second TBT Port HV Boost Enable



SYNC MASTER=J15 REFERENCE		SYNC DATE=11/16/2012	
PAGE TITLE: DDC Crossbar			
DRAWING NUMBER: <SCH_NUM>		SIZE: D	
REVISION: <E4LABEL>		BRANCH: <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 34 OF 118		SHEET: 33 OF 82	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 00HM, 0201	L3570,L3571,L3573,L3574		




Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ
@ 2.5V	19 mOhm Max

SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
X87 CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	SHEET
		35 OF 118	34 OF 82



SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/18/2014	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		<BRANCH>	
		PAGE	37 OF 118
		SHEET	35 OF 82




Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
39 OF 118	
SHEET	
36 OF 82	



www.laptop-schematics.com

www.laptop-schematics.com

CAMERA SENSOR



remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1


Camera 2 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 40 OF 118
 SHEET: 37 OF 82

SYNC_MASTER=CLEAN_X305 SYNC_DATE=06/24/2014




NOTE: TBD PPM crystal required


USB Port Power Switch

Left USB Port A

We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
USB 3.0 CONNECTORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	38 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SMC Manual Reset & Isolation

LEFT SHIFT, OPTION & CONTROL KEYS COMBINED WITH POWER BUTTON CAUSE SMC RESET# ASSERTION.
 Keys ANDed with PSoC power to isolate when PSoC is not powered.
 No IPD on OE input pin PP3V3_S4 (symbol error).

IO EXPANDER / KEYBOARD INTERFACE

SYNCH MASTER=CLEAN X305.PEG		SYNCH DATE=02/18/2011	
PAGE TITLE			
KEYBOARD/TRACKPAD (1 OF 2)		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	48 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

D

D

C

C


B

B

A

A


Keyboard Backlight Connector



www.laptop-schematics.com

www.laptop-schematics.com


X249 BOOST UVP TRIP




Trip set at 13.5V (divider set for 1.45V)

www.laptop-schematics.com

X249 Boost Voltage Sense



SYNC MASTER=CLEAN X305		SYNC DATE=05/30/2014	
PAGE TITLE			
KEYBOARD/TRACKPAD (2 OF 2)			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE		
	49 OF 118		
	SHEET		
	40 OF 82		




NOTE: Unused pins have "SMC Pxx" names. Unused pins designed as outputs can be left floating. Those designated as inputs require pull ups.

U5000 (1 OF 2)	AIN00	E2	SMC CPUPKG VSENSE	AIN43	E46
LPC AD<0>	AIN01	E1	SMC CPUPKG ISENSE	AIN44	E46
LPC AD<1>	AIN02	F2	SMC TPAD ISENSE	AIN45	E46
LPC AD<2>	AIN03	F1	SMC DCIN VSENSE	AIN46	E46
LPC CLK33M SMC	AIN04	B3	SMC DCIN ISENSE	AIN47	E46
LPC FRAME L	AIN05	A3	SMC PBUS VSENSE	AIN48	E46
SMC LRESET L	AIN06	B4	SMC SSD ISENSE	AIN49	E46
LPC SERIRQ	AIN07	A4	SMC CHGR BMON ISENSE	AIN50	E46
PM CLRUN L	AIN08	B5	SMC CPU HI ISENSE	AIN51	E46
LPC PWRDWN L	AIN09	A5	SMC OTHER3V3 HI ISENSE	AIN52	E46
SMC RUNTIME SCI L	AIN10	B6	SMC P1V35MEM ISENSE	AIN53	E46
SMC WAKE SCI L	AIN11	A6	SMC CPUDDR ISENSE	AIN54	E46
	AIN12	C1	SMC LCDPANEL ISENSE	AIN55	E46
	AIN13	C2	SMC OTHER5V HI ISENSE	AIN56	E46
	AIN14	B1	SMC CPU IMON ISENSE	AIN57	E46
	AIN15	B2	NC SMC ADC15	AIN58	E46
	AIN16	G2	NC SMC ADC16	AIN59	E46
	AIN17	G1	SMC LCDBKLT ISENSE	AIN60	E46
	AIN18	H1	NC SMC ADC18	AIN61	E46
	AIN19	H2	SMC PCH CORE ISENSE	AIN62	E46
	AIN20	K8	SMC S2 ISENSE	AIN63	E46
	AIN21	A7	SMC TPAD VSENSE	AIN64	E46
	AIN22	B8	SMC X87 ISENSE	AIN65	E46
	AIN23	A8	SMC TBT ISENSE	AIN66	E46
	C0	K2	CPU PROCHOT L	AIN67	E46
	C0+	K1	SMC VCCIO CPU DIV2	AIN68	E46
	C1	L2	SMC S5 PWRGD VIN	AIN69	E46
	PC5/C1+	L1	SPI DESCRIPTOR OVERRIDE L	AIN70	E46
	T3CCP1/PJ5/C2-	C5	CPU CATERR L	AIN71	E46
	T3CCP0/PJ4/C2+	D5	CPU THRMTRIP 3V3	AIN72	E46
	SSI0CLK/PA2	M2	SMC PM G2 EN	AIN73	E46
	SSI0FSS/PA3	M3	PM DSW PWRGD	AIN74	E46
	SSI0RX/PA4	L4	SMC DELAYED PWRGD	AIN75	E46
	SSI0TX/PA5	N1	SMC PROCHOT	AIN76	E46
	UIRX/PB0	F11	SMC DEBUGPRT RX L	AIN77	E46
	UITX/PB1	E11	SMC DEBUGPRT TX L	AIN78	E46
	T0CCP0/PB6	F4	NC SMC SYS LED	AIN79	E46
	T0CCP1/PB7	F3	NC SYS GFX THROTTLE L	AIN80	E46
	SSI1RX/PF0	M9	SPI SMC MISO	AIN81	E46
	SSI1TX/PF1	N9	SPI SMC MOSI	AIN82	E46
	SSI1CLK/PF2	L10	SPI SMC CLK	AIN83	E46
	SSI1FSS/PF3	K10	SPI SMC CS L	AIN84	E46
	PF4	L9	S5 PWRGD	AIN85	E46
	PF5	K9	PM PCH SYS PWROK	AIN86	E46
	WT0CCP0/PG4	K7	SMC DEBUGPRT EN L	AIN87	E46
	WT0CCP1/PG5	L7	NC SYS GFX OVERTEMP	AIN88	E46
	WT2CCP0/PH0	K3	ALL SYS PWRGD	AIN89	E46
	WT2CCP1/PH1	K4	SMC THRMTRIP	AIN90	E46
	WT3CCP0/PH4	J3	PM PWRBTN L	AIN91	E46
	WT3CCP1/PH5	H4	PM SYSRST L	AIN92	E46
	WT4CCP0/PH6	H3	NC MEM EVENT L	AIN93	E46
	WT4CCP1/PH7	G4	SMC ADAPTER EN	AIN94	E46
	T1CCP0/PJ0	C9	SMC OOB1 D2R L	AIN95	E46
	T1CCP1/PJ1	B9	SMC OOB1 R2D L	AIN96	E46
	T2CCP0/PJ2	A9	NC IR RX OUT RC	AIN97	E46
	T2CCP1/PJ3	C8	SMC TPAD BOOST DISABLE L	AIN98	E46
	WT5CCP1/PM3	H10	PM BATLOW L	AIN99	E46

NOTE: SMC Interrupt can be active high or low rename net accordingly. If SMC interrupt is not used pull up to SMC rail.


SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	50 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	41 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"





SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHZ

SMC12 PECEI SUPPORT



Part	Value	Quantity	Footprint	Package
R5169	100K	1	5K	1/20W MF 201
R5170	10K	1	5K	1/20W MF 201
R5172	10K	1	5K	1/20W MF 201
R5171	100K	1	5K	1/20W MF 201
R5173	10K	1	5K	1/20W MF 201
R5174	100K	1	5K	1/20W MF 201
R5175	20K	1	5K	1/20W MF 201
R5176	20K	1	5K	1/20W MF 201
R5177	10K	1	5K	1/20W MF 201
R5178	10K	1	5K	1/20W MF 201
R5179	10K	1	5K	1/20W MF 201
R5180	10K	1	5K	1/20W MF 201
R5181	10K	1	5K	1/20W MF 201
R5187	470K	1	5K	1/20W MF 201
R5192	100K	1	5K	1/20W MF 201
R5193	10K	1	5K	1/20W MF 201
R5194	100K	1	5K	1/20W MF 201
R5195	10K	1	5K	1/20W MF 201

R5186	10K	1	5K	1/20W MF 201
R5191	100K	1	5K	1/20W MF 201
R5198	100K	1	5K	1/20W MF 201
R5185	10K	1	5K	1/20W MF 201
R5190	100K	1	5K	1/20W MF 201
R5189	10K	1	5K	1/20W MF 201

SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

SMC Shared Support

Apple Inc.

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	51 OF 118		
SHEET	42 OF 82		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

```



57 56 43 42 41 SMC BC ACOK == SMC BC ACOK 41 42 43 56 57
43 41 NC HISIDE ISENSE OC == NC HISIDE ISENSE OC 41 43
46 43 41 SMC CPUPKG VSENSE == SMC CPUPKG VSENSE 41 43 46
46 43 41 SMC CPUPKG ISENSE == SMC CPUPKG ISENSE 41 43 46
46 43 41 SMC TPAD ISENSE == SMC TPAD ISENSE 41 43 46
46 43 41 SMC DCIN VSENSE == SMC DCIN VSENSE 41 43 45
46 43 41 SMC DCIN ISENSE == SMC DCIN ISENSE 41 43 45
46 43 41 SMC PBUS VSENSE == SMC PBUS VSENSE 41 43 45
46 43 41 SMC SSD ISENSE == SMC SSD ISENSE 41 43 46
46 43 41 SMC CHGR BMON ISENSE == SMC CHGR BMON ISENSE 41 43 45
46 43 41 SMC CPU HI ISENSE == SMC CPU HI ISENSE 41 43 45
46 43 41 SMC OTHER3V3 HI ISENSE == SMC OTHER3V3 HI ISENSE 41 43 45
46 43 41 SMC P1V35MEM ISENSE == SMC P1V35MEM ISENSE 41 43 46
47 43 41 SMC CPUDDR ISENSE == SMC CPUDDR ISENSE 41 43 47
47 43 41 SMC LCDPANEL ISENSE == SMC LCDPANEL ISENSE 41 43 47
46 43 41 SMC OTHER5V HI ISENSE == SMC OTHER5V HI ISENSE 41 43 45
46 43 41 SMC CPU IMON ISENSE == SMC CPU IMON ISENSE 41 43 46
43 41 NC SMC ADC15 == NC SMC ADC15 41 43
43 41 NC SMC ADC16 == NC SMC ADC16 41 43
47 43 41 SMC LCDBKLT ISENSE == SMC LCDBKLT ISENSE 41 43 47
43 41 NC SMC ADC18 == NC SMC ADC18 41 43
46 43 41 SMC PCH CORE ISENSE == SMC PCH CORE ISENSE 41 43 46
47 43 41 SMC S2 ISENSE == SMC S2 ISENSE 41 43 47
46 43 41 SMC TPAD VSENSE == SMC TPAD VSENSE 41 43 46
47 43 41 SMC X87 ISENSE == SMC X87 ISENSE 41 43 47
46 43 41 SMC TBT ISENSE == SMC TBT ISENSE 41 43 46
43 41 NC SMBUS SMC 4 ASF SCL == NC SMBUS SMC 4 ASF SCL 41 43
43 41 NC SMBUS SMC 4 ASF SDA == NC SMBUS SMC 4 ASF SDA 41 43
81 43 41 NC SMBUS SMC 3 SCL == NC SMBUS SMC 3 SCL 41 43 81
81 43 41 NC SMBUS SMC 3 SDA == NC SMBUS SMC 3 SDA 41 43 81
65 43 41 SMC TPAD BOOST DISABLE == SMC TPAD BOOST DISABLE L 41 43 65
43 42 41 28 20 SMC PME S4 DARK L == SMC PME S4 DARK L 20 28 41 42 43

```

www.laptop-schematics.com



www.laptop-schematics.com

Spare S4 IRQ



Hall Effect pads

APN: 998-3029
OMIT_TABLE
J5250
HALL-SENSOR-MLB-PADS-K99



www.laptop-schematics.com


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	

SMC Project Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
52 OF 118	
SHEET	
43 OF 82	




SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	53 OF 118
		SHEET	44 OF 82


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter



CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter



SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/18/2014	
High Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SSD CURRENT SENSE

Sense Resistor 0.005 Ohm
EDP CURRENT: 5A




TBT Router CURRENT SENSE

SENSE RESISTOR 0.010 OHM
EDP CURRENT: 0.94 A




TRACK PAD VOLTAGE SENSE

VTPC
SMC_ADC21




CPU Load Side (IMON) Current Sensor




TRACKPAD CURRENT SENSE


Gain: 24.9x, EDP: 2.61 A (Transient)
Rsense: 0.02 (R5510)
Vsense: 52.2 mV, Range: 5 A




CPU PKG Load Side Current Sense / Filter




DDR3L 1.35V DRAM ONLY CURRENT SENSE / FILTER




CPU Vcore Voltage Sense / Filter



PCH CORE CURRENT SENSE



SYNC MASTER=CLEAN_X305_PEG		SYNC DATE=02/18/201	
Load Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	55 OF 118
		SHEET	46 OF 82



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	5	RES MTL FILM 100K 5 1/20W 0201 SMD LF	C5601 C5631 C5600 C5681 C5671		SENSOR_NONPROD:N

SYNC MASTER=CLEAN X305 SYNC DATE=01/14/2014

PAGE TITLE: Debug Sensors

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

56 OF 118



47 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


LEFT FIN STACK/RIGHT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY



X87 PROXIMITY





SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	58 OF 118
		SHEET	48 OF 82

www.laptop-schematics.com

Left Fan

Right Fan




www.laptop-schematics.com

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	60 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SPI ROM

Quad-IO Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector




SPI Bus Series Termination




OVER/UNDER-SHOOT WAS OBSERVED ON IO2 AND IO3. OHM WERE ADDED FOR R6118&R6119 AS PLACEHOLDER. FINAL VALUE NEEDS TO BE TUNED.

PAGE TITLE		SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
SPI Debug Connector					
Apple Inc.		DRAWING NUMBER	<SCH_NUM>	SIZE	D
		REVISION	<E4LABEL>	BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
		PAGE	61 OF 118	SHEET	50 OF 82

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080




4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO:CODEC, ANALOG			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	51 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 353S4080



- PP6301
P3MM
1
PLACE_NEAR=U6201.N3:5 mm
- PP6302
P3MM
1
PLACE_NEAR=U6201.F2:5 mm
- PP6303
P3MM
1
PLACE_NEAR=U6201.E2:5 mm
- PP6304
P3MM
1
PLACE_NEAR=U6201.D2:5 mm
- PP6305
P3MM
1
PLACE_NEAR=U6201.D1:5 mm





SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE AUDIO:CODEC, DIGITAL			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 63 OF 118 SHEET 52 OF 82

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	64 OF 118
		SHEET	53 OF 82



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
AUDIO: JACK			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	65 OF 118
		SHEET	54 OF 82

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3 3V
DMIC 2	0X09 (9)	0X1C (28)	3 3V
HEADSET MIC	0X07 (7)	0X18 (24)	2 7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG LOW = MERRY
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG LOW = MERRY
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETs OPEN

2-MIC CONNECTOR
APN: 518S0769




SPEAKER CONNECTOR
HP=80HZ
APN: 518S0672

CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM

APN: 514-0875


J6600
AUDIO-SPDIF-J44



SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

AUDIO: JACK TRANSLATORS	
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 66 OF 118 SHEET 55 OF 82

MagSafe DC Power Jack




1-Wire OverVoltage Protection

The chassis ground will otherwise float and can send transients onto ADAPTER SENSE when AC is connected

Input impedance of 22.1K meets sparkitecture requirements for D2 design only

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg



APN: 353S3733
3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

Vout = 3.425V
300MA MAX OUTPUT
(Switcher limit)


NOTE: R7097 can be replaced by SHORT at PVT

$$V_{out} = 1.25V * (1 + R_a / R_b)$$


SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	70 OF 118
		SHEET	56 OF 82




SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		71 OF 118	
SHEET		57 OF 82	



SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/24/2014	
CPU VR12.5 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Additional Input Bulk Caps



Vout = 1.85V max
 95A max output
 f = 450 kHz

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


DDR3L (1V35 S3) REGULATOR



Vout = 1.35V
18A max output
(Q7335 limit)
f = 400 kHz

www.laptop-schematics.com

SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
1.35V DDR3L SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: MIRROR C7581 and C7586

PPVIN_S5_HS_OTHER5V_ISN0TE: MIRROR C7540 and C7541

PPVIN_S5_HS_OTHER3V3_ISNS

VOUT = 5.0V
11A MAX OUTPUT
F = 400 KHZ

VOUT = 3.3V
10A MAX OUTPUT
F = 400 KHZ

NOTE: Change R7522 to XW7522 at PVT

NOTE: Change R7562 to XW7562 at PVT


SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/18/2014	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		<BRANCH>	
		PAGE	75 OF 118
		SHEET	61 OF 82

1V05 S0 REGULATOR

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



OCP = R7641 x 8.5uA / R7640
OCP = 14.4A


SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
PAGE TITLE			
1V05V POWER SUPPLY			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	76 OF 118	
	SHEET	62 OF 82	

Page Notes

Power aliases required by this page
 =PPVIN S0 LCDBKLT (9 12 6V LCD Backlight Input)
 =PP5V S0 BKLTCTRL (5V Backlight Driver Input)
 =PP5V S0 KBDLED (5V Keyboard Backlight Input)


BOM options provided by this page
 BKLT ENG Stuffs 10 2 ohm series R for engineering builds
 BKLT PROD Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL,FILM,0 OHM,1A MAX,0402,SMD	R7723,R7724		BKLT:PROD




SYNC MASTER=CLEAN X305.PEG		SYNC DATE=02/19/2014	
LCD/KBD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 118
		SHEET	63 OF 82

1.5V S0 Regulator




1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	78 OF 118
		SHEET	64 OF 82



BOOST CONTROL INPUTS (X249:BOOST BOM OPTION)

SYSTEM STATE	=X249_BOOST_EN (PM_SLP_S*_L)	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	X249_BOOST_MODE	BOOST OUTPUT	X249 POWER
G3H, S5	0 V	X	X	0 V	0 V (OFF)	0 V
S4, S3, S0	0 V	Hi-Z	Hi-Z	0 V	0 V (OFF)	PBUS
S4, S3, S0	3.3 V	Hi-Z	Hi-Z	1.8 V	28 V (BOOST)	28 V
S4, S3, S0	X	0 V	X	0 V	0 V (OFF)	0 V
S4, S3, S0	X	X	0 V	0 V	0 V (OFF)	0 V

PBUS ONLY CONTROL INPUTS

SYSTEM STATE	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	X249 POWER
G3H, S5	X	X	0 V
S4, S3, S0	Hi-Z	Hi-Z	PBUS
S4, S3, S0	0 V	X	0 V
S4, S3, S0	X	0 V	0 V


SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

X249 Boost Power Supply

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 79 OF 118
 SHEET: 65 OF 82



EDP is per X305 Power Budget rev??

3.3V S4 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

3.3V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

5V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

1.35V S3/S0 FET

Integ. MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

3.3V SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

3.3V S0 SSD FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

U8030

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max


SYNC MASTER=CLEAN X305 PRG SYNC DATE=02/18/2014

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 118	SHEET	66 OF 82



Mobile System Power State Table

State	SMC ADAPTER EN	SMC PM G2 ENABLE	SMC S4 WAKESRC EN	PM SLP SUS L	PM SLP S5 L	PM SLP S4 L	PM SLP S3 L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (dS4AC)	1	1	1	0	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0	0
Deep Sleep (dS5AC)	1	1	0	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0	0
Battery Off (d3HotAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (d3Hot)	1	0	0	0	0	0	0

Power State Debug LEDs (For development only)

S4 Power Enable

S3 ENABLE

S0 ENABLE

CPUVCORE ENABLE

3.3V SUS Enable

3.3V SUS Detect

S5 Rail Enables & PGOOD

WLAN Enable Generation

1V5 S0 "PGOOD" Delay

CHGR VFRQ Generation


Unused PGOOD signals

S0 Rail PGOOD Circuitry (ISL Version in development)

SYNC MASTER=CLEAN X305		SYNC DATE=05/30/2014	
Power Control 1/ENABLE			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	81 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LCD PANEL INTERFACE (eDP)

CRITICAL
J8300
20525-130E-01
F-RT-SM




U8300

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5 A Max


3.3V TCON Switch

TCON 3V3 <30mA



U8310

Part	TPS22904
Type	Load Switch
R(on)	66 mOhm Typ 90 mOhm Max
Current	0.5A Max




LCD Panel HPD & AUX strapping

SYNC MASTER=CLEAN X305.PEG SYNC DATE=02/18/2014

Apple Inc. eDP Display Connector

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	83 OF 118	SHEET	68 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




Wire-to-Board (Micro-coax) Connector
CRITICAL

J9500
20525-130E-01
F WT SM

Board-to-Board (Flex) Connector
CRITICAL

J9510
DF40HC-3.0-40DS-0.4V-51
F-ST-SM

SYNC MASTER=CLEAN X305G		SYNC DATE=01/14/2014	
PAGE TITLE			
RIO Connectors		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	95 OF 118
		SHEET	69 OF 82



SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

Power Aliases

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 100 OF 118
 SHEET: 70 OF 82

Display Aliases

72 71 68 12	EDP_IG_PANEL_PWR	==	EDP_IG_PANEL_PWR	12 68 71 72
72 71 63 12	EDP_IG_BKL_ON	==	EDP_IG_BKL_ON	12 63 71 72
71 63 12	EDP_IG_BKL_PWM	==	EDP_IG_BKL_PWM	12 63 71
75 68 5	DP_INT_ML_C_P<3..0>	==	TP_DP_IG_A_MLP<3..0>	
75 68 5	DP_INT_ML_C_N<3..0>	==	TP_DP_IG_A_MLN<3..0>	
75 71 68 5	DP_INT_AUXCH_C_P	==	DP_INT_AUXCH_C_P	5 68 71 75
75 71 68 5	DP_INT_AUXCH_C_N	==	DP_INT_AUXCH_C_N	5 68 71 75
71 28 12	DP_TBTSNK0_HPD	==	DP_TBTSNK0_HPD	12 28 71
75 28 5	DP_TBTSNK0_ML_C_P<3..0>	==	TP_DP_IG_B_MLP<3..0>	
75 28 5	DP_TBTSNK0_ML_C_N<3..0>	==	TP_DP_IG_B_MLN<3..0>	
75 71 28 12	DP_TBTSNK0_AUXCH_C_P	==	DP_TBTSNK0_AUXCH_C_P	12 28 71 75
75 71 28 12	DP_TBTSNK0_AUXCH_C_N	==	DP_TBTSNK0_AUXCH_C_N	12 28 71 75
71 33 12	DP_TBTSNK0_DDC_DATA	==	DP_TBTSNK0_DDC_DATA	12 33 71
71 33 12	DP_TBTSNK0_DDC_CLK	==	DP_TBTSNK0_DDC_CLK	12 33 71
71 28 12	DP_TBTSNK1_HPD	==	DP_TBTSNK1_HPD	12 28 71
75 28 5	DP_TBTSNK1_ML_C_P<3..0>	==	TP_DP_IG_C_MLP<3..0>	
75 28 5	DP_TBTSNK1_ML_C_N<3..0>	==	TP_DP_IG_C_MLN<3..0>	
75 71 28 12	DP_TBTSNK1_AUXCH_C_P	==	DP_TBTSNK1_AUXCH_C_P	12 28 71 75
75 71 28 12	DP_TBTSNK1_AUXCH_C_N	==	DP_TBTSNK1_AUXCH_C_N	12 28 71 75
71 33 12	DP_TBTSNK1_DDC_DATA	==	DP_TBTSNK1_DDC_DATA	12 33 71
71 33 12	DP_TBTSNK1_DDC_CLK	==	DP_TBTSNK1_DDC_CLK	12 33 71
72 71 69 20 12	HDMI_HPD	==	HDMI_HPD	12 20 69 71 72
75 72 69	HDMI_DATA_P<0..2>	==	TP_DP_IG_D_MLP<2..0>	5
75 72 69	HDMI_DATA_N<0..2>	==	TP_DP_IG_D_MLN<2..0>	5
75 72 71 69 5	HDMI_CLK_P	==	HDMI_CLK_P	5 69 71 72 75
75 72 71 69 5	HDMI_CLK_N	==	HDMI_CLK_N	5 69 71 72 75
72 71 69 12	HDMI_DDC_CLK	==	HDMI_DDC_CLK	12 69 71 72
72 71 69 12	HDMI_DDC_DATA	==	HDMI_DDC_DATA	12 69 71 72

PP3V3 S4




78 75 71 24 23 22	PP0V75_S3_MEM_VREFDQ_A	==	VOLTAGE MAKE_BASE 0.675V TRUE PP0V75_S3_MEM_VREFDQ_A	22 23 24 71 75 78
78 71 26 25 23	PP0V75_S3_MEM_VREFDQ_B	==	0.675V TRUE PP0V75_S3_MEM_VREFDQ_B	22 25 26 71 75
78 75 71 26 25 24 23 22	PP0V75_S3_MEM_VREFCA	==	0.675V TRUE PP0V75_S3_MEM_VREFCA	22 23 24 25 26 71 75 78
78 75 71 26 25 24 23 22	PP0V75_S3_MEM_VREFCA	==		
78 75 71 26 25 24 23 22	PP0V75_S3_MEM_VREFCA	==		

EDP CABLE

72 71 68 63	I2C_BKLT_SCL	==	I2C_BKLT_SCL	63 68 71 72
72 71 68 63	I2C_BKLT_SDA	==	I2C_BKLT_SDA	63 68 71 72
81 72 71 68 48 44 41 37	SMBUS_SMC_0_S0_SCL	==	SMBUS_SMC_0_S0_SCL	37 41 44 48 68 71 72 81
81 72 71 68 48 44 41 37	SMBUS_SMC_0_S0_SDA	==	SMBUS_SMC_0_S0_SDA	37 41 44 48 68 71 72 81

PP5V S0



CPU signals

71 60 21	MEMVTT_EN	==	MEMVTT_EN	21 60 71
	MAKE_BASE=TRUE			

J9510 RIO FLEX CONN

77 72 71 69 44 18 13	SMBUS_PCH_DATA	==	SMBUS_PCH_DATA	13 18 44 69 71 72 77
77 72 71 69 44 18 13	SMBUS_PCH_CLK	==	SMBUS_PCH_CLK	13 18 44 69 71 72 77

SSD Signals Through PEG

75 35 5	PCIE_SSD_D2R_P<3..0>	==	PEG_D2R_P<3..0>	
75 35 5	PCIE_SSD_D2R_N<3..0>	==	PEG_D2R_N<3..0>	
75 35 5	PCIE_SSD_R2D_C_P<3..0>	==	PEG_R2D_C_P<3..0>	
75 35 5	PCIE_SSD_R2D_C_N<3..0>	==	PEG_R2D_C_N<3..0>	

Thunderbolt Signals Through PEG

75 28 5	PCIE_TBT_D2R_P<3..0>	==	PEG_D2R_P<11..8>	
75 28 5	PCIE_TBT_D2R_N<3..0>	==	PEG_D2R_N<11..8>	
75 28 5	PCIE_TBT_R2D_C_P<3..0>	==	PEG_R2D_C_P<11..8>	
75 28 5	PCIE_TBT_R2D_C_N<3..0>	==	PEG_R2D_C_N<11..8>	

Unused PEG Lanes

TP_PEG_D2RP<7..4>	==	PEG_D2R_P<7..4>	5
TP_PEG_D2RN<7..4>	==	PEG_D2R_N<7..4>	5
TP_PEG_R2D_CP<7..4>	==	PEG_R2D_C_P<7..4>	5
TP_PEG_R2D_CN<7..4>	==	PEG_R2D_C_N<7..4>	5
TP_PEG_D2RP<15..12>	==	PEG_D2R_P<15..12>	5
TP_PEG_D2RN<15..12>	==	PEG_D2R_N<15..12>	5
TP_PEG_R2D_CP<15..12>	==	PEG_R2D_C_P<15..12>	5
TP_PEG_R2D_CN<15..12>	==	PEG_R2D_C_N<15..12>	5

Unused PCH PCIE Lanes

NC_PCIE_SSD_D2RP<3..0>	==	PCIE_SSD_D2R_P<3..0>	5
NC_PCIE_SSD_D2RN<3..0>	==	PCIE_SSD_D2R_N<3..0>	5
NC_PCIE_SSD_R2D_CP<3..0>	==	PCIE_SSD_R2D_C_P<3..0>	5
NC_PCIE_SSD_R2D_CN<3..0>	==	PCIE_SSD_R2D_C_N<3..0>	5

Unused signals

BT_PWRST_L	
MEM_VDD_SEL_1V5_L	
FW_PWR_EN_PCH	
WOL_EN	
FW_PME_L	
DP_TBT_SEL	
ENET_MEDIA_SENSE_RDIV	
AUD_IPHS_SWITCH_EN_PCH	
AUD_IP_PERIPHERAL_DET	
AUD_I2C_INT_L	
TBT_GO2SX_BIDIR	
DPMUX_UC_IRO	
PEG_CLKREQ_L	
ENET_CLKREQ_L	
ENET_LOW_PWR_PCH	
HDMITBTMUX_SEL_TBT	
SDCONN_OC_L	
LPCPLUS_GPIO	

SYNC MASTER=J15_MLB SYNC DATE=10/31/2012

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	102 OF 118	SHEET	71 OF 82

Functional Test Points

FUNC_TEST J3501 - airport

- TRUE AP_CLKREQ_O_L 34
- TRUE AP_RESET_CONN_L 34
- TRUE PCIE_AP_D2R_PI_N 34 77
- TRUE PCIE_AP_D2R_PI_P 34 77
- TRUE PCIE_AP_R2D_N 34 77
- TRUE PCIE_AP_R2D_P 34 77
- TRUE PCIE_CLK100M_AP_CONN_N 34 77
- TRUE PCIE_CLK100M_AP_CONN_P 34 77
- TRUE PCIE_WAKE_L 12 34 36 77
- TRUE PP3V3_S3RS4_BT_F 34
- TRUE PP3V3_WLAN 34 42
- TRUE USB_BT_CONN_N 34 76
- TRUE USB_BT_CONN_P 34 76
- TRUE WIFI_EVENT_L 34 41 42
- TRUE GND 4X

J4002 - Camera

- TRUE MIPI_CLK_CONN_N 37 80
- TRUE MIPI_CLK_CONN_P 37 80
- TRUE CAM_SENSOR_WAKE_L_CONN 37
- TRUE MIPI_DATA_CONN_N 37 80
- TRUE MIPI_DATA_CONN_P 37 80
- TRUE SMBUS_SMC_0_S0_SDA 37 41 44 48 68 71 72 81
- TRUE SMBUS_SMC_0_S0_SCL 37 41 44 48 68 71 72 81
- TRUE I2C_CAM_SCK 36 37
- TRUE I2C_CAM_SDA 36 37
- TRUE PP5V_S3RS0_ALSCAM_F 37
- TRUE GND

J9500 - rio coax

- TRUE HDMI_CLK_N 5 69 71 75
- TRUE HDMI_CLK_P 5 69 71 75
- TRUE HDMI_DATA_N<0> 69 71 75
- TRUE HDMI_DATA_N<1> 69 71 75
- TRUE HDMI_DATA_N<2> 69 71 75
- TRUE HDMI_DATA_P<0> 69 71 75
- TRUE HDMI_DATA_P<1> 69 71 75
- TRUE HDMI_DATA_P<2> 69 71 75

USB3 SD D2R N

- TRUE USB3_SD_D2R_N 13 20 69 77
- TRUE USB3_SD_D2R_P 13 20 69 77
- TRUE USB3_SD_R2D_C_N 13 20 69 77
- TRUE USB3_SD_R2D_C_P 13 20 69 77
- TRUE USB3_EXTB_D2R_N 13 69 76
- TRUE USB3_EXTB_D2R_P 13 69 76
- TRUE USB3_EXTB_R2D_N 69 76
- TRUE USB3_EXTB_R2D_P 69 76
- TRUE USB_EXTB_N 13 69 76
- TRUE USB_EXTB_P 13 69 76
- TRUE GND 19X

J9510 - rio flex

- TRUE SD_PWR_EN 13 18 69
- TRUE HDMI_DDC_CLK 12 69 71
- TRUE HDMI_DDC_DATA 12 69 71
- TRUE HDMI_HPD 12 20 69 71
- TRUE SMBUS_PCH_CLK 13 18 44 69 71 77
- TRUE SMBUS_PCH_DATA 13 18 44 69 71 77
- TRUE PM_SLP_S3_BUF_L 61 66 67 69
- TRUE PM_SLP_S4_L 12 21 34 38 41 67 69
- TRUE PP3V3_S3 3X 13 20 21 44 46 47 66 69 70
- TRUE PP3V3_S4 20 34 39 40 42 43 46 47 65 66
- TRUE PP5V_S4 5X 18 39 51 61 66 67 68 69 70
- TRUE RIO_SDCONN_STATE_CHANGE_L 20 69
- TRUE USB_EXTB_OC_L 18 69
- TRUE GND 10X

J5150 - hall effect

- TRUE PP3V42_G3H 19 35 38 39 41 42 43 44 50 56
- TRUE SMC_LID_R 43
- TRUE GND

J6050 - left fan

- TRUE FAN_LT_PWM 49
- TRUE FAN_LT_TACH 49
- TRUE PP5V_S0 3X 18 39 37 49 58 59 62 63 66
- TRUE GND 5X

J6060 - right fan

- TRUE FAN_RT_PWM 49
- TRUE FAN_RT_TACH 49
- TRUE PP5V_S0 3X 18 39 37 49 58 59 62 63 66
- TRUE GND 5X

FUNC_TEST J6100 - spi

- TRUE PP3V42_G3H 19 35 38 39 41 42 43 44 50 56
- TRUE SMC_RESET_L 41 42 50 57
- TRUE SMC_TCK 41 42 50
- TRUE SMC_TMS 41 42 50
- TRUE SPIROM_USE_MLB 14 50
- TRUE SPI_ALT_CLK 50 77
- TRUE SPI_ALT_CS_L 50 77
- TRUE SPI_ALT_IO0_MOSI 50 77
- TRUE SPI_ALT_IO1_MISO 50 77
- TRUE SPI_ALT_IO2_WP_L 50 77
- TRUE SPI_ALT_IO1_HOLD_L
- TRUE GND 2X

J4801 - ipd flex

- TRUE TPAD_SPI_INT_L 39 71
- TRUE TPAD_SPI_CS_L 39 71 77
- TRUE TPAD_SPI_MOSI 39 71 77
- TRUE TPAD_SPI_MISO 39 71 77
- TRUE TPAD_SPI_SCLK 39 71 77
- TRUE TPAD_SPI_BUS_EN 39 71
- TRUE USB_TPAD_N 13 39 76
- TRUE USB_TPAD_P 13 39 76
- TRUE IOXP2_INT_L 39
- TRUE I2C_IOXP_SCL 39
- TRUE I2C_IOXP_SDA 39
- TRUE SMC_PME_S4_WAKE_L 34 39 41 43
- TRUE TPAD_ACTUATOR_THRMTRIP_L 39 65
- TRUE TPAD_VBUS_EN 39
- TRUE SMBUS_SMC_2_S3_SCL 39 41 44 81
- TRUE SMBUS_SMC_2_S3_SDA 39 41 44 81
- TRUE SMC_LID 39 41 42 43
- TRUE SMC_ACTUATOR_EN_L 39 41
- TRUE PPVIN_S4_TPAD 4X 39 46 70
- TRUE GND_ACTUATOR 4X 39
- TRUE PP3V3_S4 19 35 38 39 41 42 43 46 47 65 66
- TRUE PP5V_S4 18 39 51 61 66 67 68 69 70 72
- TRUE GND 2X

J4813 - keyboard

- TRUE PP3V3_S4 20 34 39 40 42 43 46 47 65 66
- TRUE PP3V42_G3H 19 35 38 39 41 42 43 44 50 56
- TRUE WS_CONTROL_KBD 39
- TRUE WS_KBD1 39
- TRUE WS_KBD10 39
- TRUE WS_KBD11 39
- TRUE WS_KBD12 39
- TRUE WS_KBD13 39
- TRUE WS_KBD14 39
- TRUE WS_KBD15_CAP 39
- TRUE WS_KBD16_NUM 39
- TRUE WS_KBD17 39
- TRUE WS_KBD18 39
- TRUE WS_KBD19 39
- TRUE WS_KBD2 39
- TRUE WS_KBD20 39
- TRUE WS_KBD21 39
- TRUE WS_KBD22 39
- TRUE WS_KBD23 39
- TRUE WS_KBD3 39
- TRUE WS_KBD4 39
- TRUE WS_KBD5 39
- TRUE WS_KBD6 39
- TRUE WS_KBD7 39
- TRUE WS_KBD8 39
- TRUE WS_KBD9 39
- TRUE WS_KBD_ONOFF_L 39
- TRUE WS_LEFT_OPTION_KBD 39
- TRUE WS_LEFT_SHIFT_KBD 39
- TRUE GND 2X

J4915 - kbd bklt

- TRUE KBD_BKLT_RETURN1 2X 40 63
- TRUE KBD_BKLT_RETURN2 2X 40 63
- TRUE PPVOUT_S0_KBD_BKLT 40 63
- TRUE GND 4X

J6601 - mic

- TRUE DMIC_CLK3 52 55
- TRUE PP3V3_S0 66 67 68 70 72 82
- TRUE DMIC_SDA2 55
- TRUE DMIC_SDA3 52 55
- TRUE GND

J6602 - L speaker

- TRUE SPKRCONN_L_ID 52 55
- TRUE SPKRCONN_L_OUT_N 53 55 82
- TRUE SPKRCONN_L_OUT_P 53 55 82
- TRUE SPKRCONN_SL_OUT_N 53 55 82
- TRUE SPKRCONN_SL_OUT_P 53 55 82
- TRUE GND

J6603 - R speaker

- TRUE SPKRCONN_R_ID 52 55
- TRUE SPKRCONN_R_OUT_N 53 55 82
- TRUE SPKRCONN_R_OUT_P 53 55 82
- TRUE SPKRCONN_SR_OUT_N 53 55 82
- TRUE SPKRCONN_SR_OUT_P 53 55 82
- TRUE GND

J7000 - DC PWR

- TRUE ADAPTER_SENSE 56
- TRUE PP20V_DCIN_FUSE 2X 56
- TRUE GND 2X

J7050 - battery

- TRUE PPVBAT_G3H_CONN 8X 56 57
- TRUE SMBUS_SMC_5_G3_SCL 41 44 56 57 81
- TRUE SMBUS_SMC_5_G3_SDA 41 44 56 57 81
- TRUE SYS_DETECT_L 56
- TRUE GND 8X

J8300 - eDP

- TRUE DP_INT_AUX_N 68 75
- TRUE DP_INT_AUX_P 68 75
- TRUE DP_INT_ML_N<0> 68 75
- TRUE DP_INT_ML_N<1> 68 75
- TRUE DP_INT_ML_N<2> 68 75
- TRUE DP_INT_ML_N<3> 68 75
- TRUE DP_INT_ML_P<0> 68 75
- TRUE DP_INT_ML_P<1> 68 75
- TRUE DP_INT_ML_P<2> 68 75
- TRUE DP_INT_ML_P<3> 68 75
- TRUE LCD_IRO_L 68
- TRUE LCD_HPD_CONN 68
- TRUE LCD_BKLT_PWM_R 63 68
- TRUE SMBUS_SMC_0_S0_SDA 37 41 44 48 68 71 72 81
- TRUE SMBUS_SMC_0_S0_SCL 37 41 44 48 68 71 72 81
- TRUE I2C_BKLT_SDA 63 68 71
- TRUE I2C_BKLT_SCL 63 68 71
- TRUE PP5VR3V3_SW_LCD 3X 68
- TRUE PPVOUT_S0_LCDBKLT 63 68
- TRUE GND 16X

Power Rails

- TRUE PM_SLP_S3_L 12 21 41 67
- TRUE PPVTT_S0_DDR 21 27 60 70
- TRUE PP3V3_S0 66 67 68 70 72 82
- TRUE PP3V3_S3 34 44 45 46 47 48 49 51 52 55
- TRUE PP3V3_S5 17 20 21 44 46 47 66 69 70 72
- TRUE PP3V3_S5_AVREF_SMC 11 31 32 34
- TRUE PP3V42_G3H 19 35 38 39 41 42 43 44 50 56
- TRUE PP5V_S0 18 39 51 49 58 59 62 63 66 67
- TRUE PP5V_S3 21 37 60 66 67
- TRUE PP5V_S5 61 66 70
- TRUE PPBUS_G3H 30 45 56 57 63 65 70
- TRUE PPDCIN_G3H 56 57 70
- TRUE PPVCC_S0_CPU 6 8 10 46 59 70
- TRUE PPVTTDDR_S3 60 70
- TRUE PP3V3_S0SW_SSD 35 46 70
- TRUE PP1V5_S0 11 12 13 15 17 19 52 64 67 69
- TRUE PP1V35_S3 21 46 60 64 70

FUNC_TEST XDP


- TRUE XDP_CPU_TCK 6 18 75
- TRUE XDP_PCH_TCK 11 18
- TRUE XDP_CPU_TDI 6 18 75
- TRUE XDP_CPU_TDO 6 18 75
- TRUE XDP_CPU_PCH_TRST_L 6 18 75
- TRUE XDP_CPU_TMS 6 18 75
- TRUE XDP_PCH_TMS 11 18
- TRUE XDP_PCH_TDI 11 18
- TRUE XDP_PCH_TDO 11 18
- TRUE XDP_CPU_FREQ_L 6 18 75
- TRUE XDP_CPU_PRDY_L 6 18 75
- TRUE PM_RSMRST_L 12 67 77
- TRUE PM_PCH_PWROK 12 19 77
- TRUE PM_SYSRST_L 12 19 41 77
- TRUE CPU_CFG<3> 6 18 75
- TRUE PP1V05_S0 10 14 15 17 18 42 62 67 70
- TRUE GND 2X GND

Power Sequence

- TRUE SMC_ONOFF_L 39 41 42
- TRUE PM_DSW_PWRGD 12 41 77
- TRUE ALL_SYS_PWRGD 18 19 41 58 67
- TRUE PM_PCH_SYS_PWROK 12 18 19 41 77
- TRUE PLT_RESET_L 12 18 20 21
- TRUE EDP_IG_PANEL_PWR 12 68 71
- TRUE EDP_IG_BKL_ON 12 63 71

SYNC MASTER=J15_MLB SYNC DATE=10/31/2012

Functional Test Points



Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE 104 OF 118
 SHEET 72 OF 82

NC NO_TESTs

PCH

Thunderbolt

PLACEABLE BEAD-PROBES FOR TBT

	NO_TEST	MAKE_BASE		NO_TEST	MAKE_BASE
73 13 NC USB3 SPARE D2RN	==	TRUE	NC USB3 SPARE D2RN	13 73	28 73
73 13 NC USB3 SPARE D2RP	==	TRUE	NC USB3 SPARE D2RP	13 73	28 73
73 13 NC USB3 SPARE R2D CN	==	TRUE	NC USB3 SPARE R2D CN	13 73	28 73
73 13 NC USB3 SPARE R2D CP	==	TRUE	NC USB3 SPARE R2D CP	13 73	28 73
76 73 13 NC USB3 EXTC D2RN	==	TRUE	NC USB3 EXTC D2RN	13 73 76	28 73
76 73 13 NC USB3 EXTC D2RP	==	TRUE	NC USB3 EXTC D2RP	13 73 76	28 73
76 73 13 NC USB3 EXTC R2D CN	==	TRUE	NC USB3 EXTC R2D CN	13 73 76	28 73
76 73 13 NC USB3 EXTC R2D CP	==	TRUE	NC USB3 EXTC R2D CP	13 73 76	28 73
76 73 13 NC USB3 EXTD D2RN	==	TRUE	NC USB3 EXTD D2RN	13 73 76	28 73
76 73 13 NC USB3 EXTD D2RP	==	TRUE	NC USB3 EXTD D2RP	13 73 76	28 73
76 73 13 NC USB3 EXTD R2D CN	==	TRUE	NC USB3 EXTD R2D CN	13 73 76	28 73
76 73 13 NC USB3 EXTD R2D CP	==	TRUE	NC USB3 EXTD R2D CP	13 73 76	28 73

73 NC PCIE ENET D2RN	==	TRUE	NC PCIE ENET D2RN	73
73 NC PCIE ENET D2RP	==	TRUE	NC PCIE ENET D2RP	73
73 NC PCIE ENET R2D CN	==	TRUE	NC PCIE ENET R2D CN	73
73 NC PCIE ENET R2D CP	==	TRUE	NC PCIE ENET R2D CP	73

76 73 11 NC SATA A D2RN	==	TRUE	NC SATA A D2RN	11 73 76
76 73 11 NC SATA A D2RP	==	TRUE	NC SATA A D2RP	11 73 76
76 73 11 NC SATA A R2D CN	==	TRUE	NC SATA A R2D CN	11 73 76
76 73 11 NC SATA A R2D CP	==	TRUE	NC SATA A R2D CP	11 73 76
76 73 11 NC SATA B D2RN	==	TRUE	NC SATA B D2RN	11 73 76
76 73 11 NC SATA B D2RP	==	TRUE	NC SATA B D2RP	11 73 76
76 73 11 NC SATA B R2D CN	==	TRUE	NC SATA B R2D CN	11 73 76
76 73 11 NC SATA B R2D CP	==	TRUE	NC SATA B R2D CP	11 73 76
76 73 11 NC SATA ODD D2RN	==	TRUE	NC SATA ODD D2RN	11 73 76
76 73 11 NC SATA ODD D2RP	==	TRUE	NC SATA ODD D2RP	11 73 76
76 73 11 NC SATA ODD R2D CN	==	TRUE	NC SATA ODD R2D CN	11 73 76
76 73 11 NC SATA ODD R2D CP	==	TRUE	NC SATA ODD R2D CP	11 73 76
76 73 11 NC SATA D D2RN	==	TRUE	NC SATA D D2RN	11 73 76
76 73 11 NC SATA D D2RP	==	TRUE	NC SATA D D2RP	11 73 76
76 73 11 NC SATA D R2D CN	==	TRUE	NC SATA D R2D CN	11 73 76
76 73 11 NC SATA D R2D CP	==	TRUE	NC SATA D R2D CP	11 73 76
76 73 11 NC SATA F D2RN	==	TRUE	NC SATA F D2RN	11 73 76
76 73 11 NC SATA F D2RP	==	TRUE	NC SATA F D2RP	11 73 76
76 73 11 NC SATA F R2D CN	==	TRUE	NC SATA F R2D CN	11 73 76
76 73 11 NC SATA F R2D CP	==	TRUE	NC SATA F R2D CP	11 73 76

76 73 13 NC USB EXTCN	==	TRUE	NC USB EXTCN	13 73 76
76 73 13 NC USB EXTCP	==	TRUE	NC USB EXTCP	13 73 76
76 73 13 NC USB SDN	==	TRUE	NC USB SDN	13 73 76
76 73 13 NC USB SDP	==	TRUE	NC USB SDP	13 73 76
76 73 13 NC USB WLANN	==	TRUE	NC USB WLANN	13 73 76
76 73 13 NC USB WLAMP	==	TRUE	NC USB WLAMP	13 73 76
76 73 13 NC USB 6N	==	TRUE	NC USB 6N	13 73 76
76 73 13 NC USB 6P	==	TRUE	NC USB 6P	13 73 76
76 73 13 NC USB 7N	==	TRUE	NC USB 7N	13 73 76
76 73 13 NC USB 7P	==	TRUE	NC USB 7P	13 73 76
76 73 13 NC USB EXTDN	==	TRUE	NC USB EXTDN	13 73 76
76 73 13 NC USB EXTDP	==	TRUE	NC USB EXTDP	13 73 76
76 73 13 NC USB PSOCN	==	TRUE	NC USB PSOCN	13 73 76
76 73 13 NC USB PSOCP	==	TRUE	NC USB PSOCP	13 73 76
76 73 13 NC USB IRN	==	TRUE	NC USB IRN	13 73 76
76 73 13 NC USB IRP	==	TRUE	NC USB IRP	13 73 76

76 73 11 NC ITPXDP CLK100MN	==	TRUE	NC ITPXDP CLK100MN	11 73 76
76 73 11 NC ITPXDP CLK100MP	==	TRUE	NC ITPXDP CLK100MP	11 73 76
73 12 NC PCI PME L	==	TRUE	NC PCI PME L	12 73
73 11 NC PCI CLK33M OUT2	==	TRUE	NC PCI CLK33M OUT2	11 73
73 11 NC PCI CLK33M OUT3	==	TRUE	NC PCI CLK33M OUT3	11 73
73 11 NC HDA SDIN1	==	TRUE	NC HDA SDIN1	11 73
73 11 NC HDA SDIN2	==	TRUE	NC HDA SDIN2	11 73
73 11 NC HDA SDIN3	==	TRUE	NC HDA SDIN3	11 73
73 13 NC LPC DREQ0 L	==	TRUE	NC LPC DREQ0 L	13 73
73 13 NC CLINK CLK	==	TRUE	NC CLINK CLK	13 73
73 13 NC CLINK DATA	==	TRUE	NC CLINK DATA	13 73
73 13 NC CLINK RESET L	==	TRUE	NC CLINK RESET L	13 73
73 13 NC LPC CLK33M LPCPLUS R	==	TRUE	NC LPC CLK33M LPCPLUS R	13 73 77

73 28 NC TBT XTAL25OUT	==	TRUE	NC TBT XTAL25OUT	28 73
TP DP TBTSRC ML CP<3..0>	==	TRUE	NC DP TBTSRC ML CP<3..0>	28
TP DP TBTSRC ML CN<3..0>	==	TRUE	NC DP TBTSRC ML CN<3..0>	28
NC DP TBTSRC AUXCH CP	==	TRUE	NC DP TBTSRC AUXCH CP	28 73
NC DP TBTSRC AUXCH CN	==	TRUE	NC DP TBTSRC AUXCH CN	28 73

73 12 NC DP IG D AUXCHN	==	TRUE	NC DP IG D AUXCHN	12 73
73 12 NC DP IG D AUXCHP	==	TRUE	NC DP IG D AUXCHP	12 73

73 11 NC PCIE CLK100M GPUN	==	TRUE	NC PCIE CLK100M GPUN	11 73
73 11 NC PCIE CLK100M GRUP	==	TRUE	NC PCIE CLK100M GRUP	11 73
73 11 NC PCIE CLK100M PESN	==	TRUE	NC PCIE CLK100M PESN	11 73
73 11 NC PCIE CLK100M PESP	==	TRUE	NC PCIE CLK100M PESP	11 73
73 11 NC PCIE CLK100M ENETSDN	==	TRUE	NC PCIE CLK100M ENETSDN	11 73
73 11 NC PCIE CLK100M ENETSDP	==	TRUE	NC PCIE CLK100M ENETSDP	11 73
73 11 NC PCIE CLK100M ENETN	==	TRUE	NC PCIE CLK100M ENETN	11 73
73 11 NC PCIE CLK100M ENETP	==	TRUE	NC PCIE CLK100M ENETP	11 73
73 11 NC PCIE CLK100M PEGBN	==	TRUE	NC PCIE CLK100M PEGBN	11 73
73 11 NC PCIE CLK100M PEGBP	==	TRUE	NC PCIE CLK100M PEGBP	11 73
73 11 NC PCIE CLK100M SWN	==	TRUE	NC PCIE CLK100M SWN	11 73
73 11 NC PCIE CLK100M SWP	==	TRUE	NC PCIE CLK100M SWP	11 73
73 11 NC PCH GPIO64 CLKOUTFLEX0	==	TRUE	NC PCH GPIO64 CLKOUTFLEX0	11 73
73 11 NC PCH GPIO65 CLKOUTFLEX1	==	TRUE	NC PCH GPIO65 CLKOUTFLEX1	11 73
73 11 NC PCH GPIO66 CLKOUTFLEX2	==	TRUE	NC PCH GPIO66 CLKOUTFLEX2	11 73
73 11 NC PCH GPIO67 CLKOUTFLEX3	==	TRUE	NC PCH GPIO67 CLKOUTFLEX3	11 73

73 13 NC USB 4N	==	TRUE	NC USB 4N	13 73
73 13 NC USB 4P	==	TRUE	NC USB 4P	13 73

0	TRUE	PCIE TBT R2D P<3..0>	28 75
0	TRUE	PCIE TBT R2D N<3..0>	28 75
0	TRUE	PCIE TBT D2R C P<3..0>	28 75
0	TRUE	PCIE TBT D2R C N<3..0>	28 75
0	TRUE	DMI S2N P<3..1>	5 12 75
0	TRUE	DMI S2N N<3..1>	5 12 75
0	TRUE	DMI N2S P<3..1>	5 12 75
0	TRUE	DMI N2S N<3..1>	5 12 75

79 11 28	TBT A D2R P<1>	SM BEAD-PROBE	BPA531	NO_XNET_CONNECTION=TRUE
79 11 28	TBT A D2R N<1>	SM BEAD-PROBE	BPA532	NO_XNET_CONNECTION=TRUE

A

76 73 NC USB SMCP	==	TRUE	NC USB SMCP	73 76
76 73 NC USB SMCN	==	TRUE	NC USB SMCN	73 76
73 NC SMC INTERFACE 2	==	TRUE	NC SMC INTERFACE 2	73

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
NC & No Test			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

X425 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM	0.120 MM	0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM	0.155 MM	0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM	0.125 MM	0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM	0.180 MM	0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL11, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

www.laptop-schematics.com

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	110 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	74 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU 50S, CPU 45S, CPU 27P4S, CPU 85D.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU AGTL, CPU 8MIL, CPU COMP, CPU ITP, CPU VCCSENSE.

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

Spacing Rule Sets

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DMI_2SAME, DMI_TXRX, DMICLK2N2S, DMICLK2S2N, DMICLK2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DMI_*, DMI_N2S, DMI_S2N, CLK_DMI.

PEG - SSD & TBT

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes PEG 80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PEG 2SAME, PEG TXRX, PEG 2OTHER, PEG 2CLK.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PEG3 2SAME, PEG3 TXRX, PEG3 2OTHER, PEG3 2CLK.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include PEG_*, PEG_R2D, PEG_*, PEG_*

DIGITAL VIDEO SIGNAL CONSTRAINTS

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP 85D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP 2SAME, DP 2OTHER, HDMICLK 2CLK, HDMICLK 2DP, HDMICLK 2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DISPLAYPORT, HDMICLK, HDMICLK.

DisplayPort/TMDs intra pair matching should be 0.127mm Intra pair matching should be within 2.54cm Max Length 241.3mm. DisplayPort AUX CH intra pair matching should be 0.127mm Max length 330.2mm. SOURCE Calpella SPFF DG Rev 1.5 (407364) and Family GPU DG 04202.001 v04. MAX LENGTH OF DISPLAYPORT/TMDS TRACES 13 INCHES.

CPU Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET TYPE. Rows include DMI_S2N, DMI_N2S, FDI_INT, FDI_CSXNC, CLK_DMI, CPU_CLK135_PLI, CPU_EDP_COMP, CPU_PEG_COMP, CPU_CFG, XDP_CLK_BCH, XDP_TDI, XDP_TDO, XDP_TMS, XDP_TCK, XDP_TRST_L, XDP_BPM, XDP_BRESET_L, XDP_PRDY_L, XDP_PREQ_L, CPU_CATERR_L, CPU_PECI, CPU_PROCHOT_L, CPU_PWRGD, PM_THRMTRIP_L, PM_MEM_PWRGD, PM_SYNC, CPU_SM_RCOMP, CPU_VIDSOUT, CPU_VIDALERT_L, CPU_VCCSENSE_P, CPU_VCCSENSE_N, CPU_DIMMA_VREF, CPU_DIMMB_VREF, CPU_VREF, CPU_VREF, PPOV75_S3_MEM_VREF, PPOV75_S3_MEM_VREF, CPU_MEM_VREF.

DP AUX NET PROPERTIES

Table with 3 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, NET TYPE. Rows include DP_INT_IG_ML, DP_INT_IG_AUX, DP_INT_IG_AUX.

DP / HDMI NET PROPERTIES

Table with 3 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, NET TYPE. Rows include HDMI_DATA, HDMI_CLK, DP_TBT_ML0, DP_TBT_ML1, TBTSNK0_AUXCH, TBTSNK1_AUXCH.

SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

CPU Constraints

Table with 2 columns: Apple Inc. drawing number, revision, branch, page, sheet. Values include <SCH_NUM>, <E4LABEL>, <BRANCH>, 111 OF 118, 75 OF 82.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF
SATA_37SE	*	=37 OHM SE	=37 OHM SE	=37 OHM SE	=37 OHM SE	=37 OHM SE	=37 OHM SE
SATA_45SE	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X DIELECTRIC	?	SATA_2SAME	TOP BOTTOM	=4X DIELECTRIC	?
SATA_TXRX	*	=6X DIELECTRIC	?	SATA_TXRX	TOP BOTTOM	=10X DIELECTRIC	?
SATA_2OTHER	*	=6X DIELECTRIC	?	SATA_2OTHER	TOP BOTTOM	=6X DIELECTRIC	?
SATA_RCOMP	*	=6X DIELECTRIC	?	SATA_RCOMP	TOP BOTTOM	=10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X DIELECTRIC	?	USB	TOP BOTTOM	=6X DIELECTRIC	?
USB_RBIAS	*	=6X DIELECTRIC	?	USB_RBIAS	TOP BOTTOM	=10X DIELECTRIC	?
BT_WAKE	*	=4X DIELECTRIC	?	BT_WAKE	TOP BOTTOM	=6X DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X DIELECTRIC	?	USB3_2SAME	TOP BOTTOM	=4X DIELECTRIC	?
USB3_TXRX	*	=6X DIELECTRIC	?	USB3_TXRX	TOP BOTTOM	=10X DIELECTRIC	?
USB3_2OTHER	*	=4X DIELECTRIC	?	USB3_2OTHER	TOP BOTTOM	=6X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE	SIZE
ERR00	SATA_85D	SATA_R2D	NC SATA A R2D CP	11 73
ERR00	SATA_85D	SATA_R2D	NC SATA A R2D CN	11 73
ERR00	SATA_85D	SATA_D2R	NC SATA A D2RP	11 73
ERR00	SATA_85D	SATA_D2R	NC SATA A D2RN	11 73
ERR00	SATA_85D	SATA_R2D	NC SATA B R2D CP	11 73
ERR00	SATA_85D	SATA_R2D	NC SATA B R2D CN	11 73
ERR00	SATA_85D	SATA_D2R	NC SATA B D2RP	11 73
ERR00	SATA_85D	SATA_D2R	NC SATA B D2RN	11 73
ERR00	PCH_SATA_RCOMP	SATA_45SE	PCH_SATA_RCOMP	11
ERR00	USB_EXTA	USB_85D	USB_EXTA_P	13 38
ERR00	USB_EXTA	USB_85D	USB_EXTA_N	13 38
ERR00	USB_EXTA	USB_85D	USB_EXTA_MUXED_P	38
ERR00	USB_EXTA	USB_85D	USB_EXTA_MUXED_N	38
ERR00	USB_EXTA	USB_85D	USB_LT1_P	38
ERR00	USB_EXTA	USB_85D	USB_LT1_N	38
ERR00	USB_NC	USB_85D	NC_USB_EXTCP	13 73
ERR00	USB_NC	USB_85D	NC_USB_EXTCN	13 73
ERR00	USB_NC	USB_85D	NC_USB_SDP	13 73
ERR00	USB_NC	USB_85D	NC_USB_SDN	13 73
ERR00	CPU_45S	CPU_ITP	SMC_DEBUGPRT_RX_L	38 41 42
ERR00	CPU_45S	CPU_ITP	SMC_DEBUGPRT_TX_L	38 41 42
ERR00	USB_SMC	USB_85D	NC_USB_S MCP	73
ERR00	USB_SMC	USB_85D	NC_USB_SMCN	73
ERR00	USB_NC	USB_85D	NC_USB_6P	13 73
ERR00	USB_NC	USB_85D	NC_USB_6N	13 73
ERR00	USB_NC	USB_85D	NC_USB_7P	13 73
ERR00	USB_NC	USB_85D	NC_USB_7N	13 73
ERR00	USB_EXTR	USB_85D	USB_EXTB_P	13 69 72
ERR00	USB_EXTR	USB_85D	USB_EXTB_N	13 69 72
ERR00	USB_NC	USB_85D	NC_USB_EXTRP	13 73
ERR00	USB_NC	USB_85D	NC_USB_EXTRN	13 73
ERR00	USB_BT	USB_85D	USB_BT_P	13 34
ERR00	USB_BT	USB_85D	USB_BT_N	13 34
ERR00	USB_BT	USB_85D	USB_BT_CONN_P	34 72
ERR00	USB_BT	USB_85D	USB_BT_CONN_N	34 72
ERR00	USB_NC	USB_85D	NC_USB_IRP	13 73
ERR00	USB_NC	USB_85D	NC_USB_IRN	13 73
ERR00	USB_TPAD	USB_85D	USB_TPAD_P	13 39 72
ERR00	USB_TPAD	USB_85D	USB_TPAD_N	13 39 72
ERR00	USB_TPAD	USB_85D	USB_TPAD_R_P	13 39 72
ERR00	USB_TPAD	USB_85D	USB_TPAD_R_N	13 39 72
ERR00	PCH_USB_RBIAS	PCH_USB_RBIAS	PCH_USB_RBIAS	13
ERR00	USB3_EXTA_RX	USB_85D	USB3_EXTA_D2R_P	13 38
ERR00	USB3_EXTA_RX	USB_85D	USB3_EXTA_D2R_N	13 38
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRP	13 73
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRN	13 73
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRC_P	13 73
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRC_N	13 73
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRP	13 73
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRN	13 73
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRC_P	13 73
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRC_N	13 73
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRP	13 69 72
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRN	13 69 72
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRC_P	13 69 72
ERR00	USB_85D	USB3_D2R	NC_USB3_EXTRC_N	13 69 72
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRP	69 72
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRN	69 72
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRC_P	13 69
ERR00	USB_85D	USB3_R2D	NC_USB3_EXTRC_N	13 69
ERR00	NC_USB3	USB_85D	NC_USB3_EXTC_D2RP	13 73
ERR00	NC_USB3	USB_85D	NC_USB3_EXTC_D2RN	13 73
ERR00	NC_USB3	USB_85D	NC_USB3_EXTC_R2D_CP	13 73
ERR00	NC_USB3	USB_85D	NC_USB3_EXTC_R2D_CN	13 73
ERR00	NC_USB3	USB_85D	NC_USB3_EXTD_D2RP	13 73
ERR00	NC_USB3	USB_85D	NC_USB3_EXTD_D2RN	13 73
ERR00	NC_USB3	USB_85D	NC_USB3_EXTD_R2D_CP	13 73
ERR00	NC_USB3	USB_85D	NC_USB3_EXTD_R2D_CN	13 73

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE	SIZE
ERR00	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	SYSCLK_CLK32K_RTC	11 19
ERR00	SYSCLK_CLK25M_SB	CLK_25M_45S	SYSCLK_CLK25M_SB	11 19
ERR00	SYSCLK_CLK25M_SB_R	CLK_25M_45S	SYSCLK_CLK25M_SB_R	11
ERR00	SYSCLK_CLK25M_CAM	CLK_25M_45S	SYSCLK_CLK25M_CAMERA	19 37
ERR00	SYSCLK_CLK25M_TBT	CLK_25M_45S	SYSCLK_CLK25M_TBT	19 28
ERR00	SYSCLK_CLK25M_TBT_R	CLK_25M_45S	SYSCLK_CLK25M_TBT_R	28

SYNC MASTER=SIDLE_J45 SYNC DATE=12/10/2012

PCH Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 112 OF 118
SHEET: 76 OF 82

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK P<0>	7 23 27
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK N<0>	7 23 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK P<1>	7 24 27
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK N<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CKE<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CKE<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A CS L<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A CS L<1>	7 24 27
MEM_A_CNTRL0	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 23 27
MEM_A_CNTRL1	MEM_40S	MEM_CTRL	MEM A ODT<1>	7 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	7 23 24 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	7 23 24 27
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM A DQ<7..0>	7 23 24
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM A DQ<15..8>	7 23 24
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM A DQ<23..16>	7 23 24
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM A DQ<31..24>	7 23 24
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM A DQ<39..32>	7 23 24
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM A DQ<47..40>	7 23 24
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM A DQ<55..48>	7 23 24
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM A DQ<63..56>	7 23 24
MEM_A_DQS_0	MEM_85D	MEM_A_DQS_0	MEM A DOS P<0>	7 23 24
MEM_A_DQS_0	MEM_85D	MEM_A_DQS_0	MEM A DOS N<0>	7 23 24
MEM_A_DQS_1	MEM_85D	MEM_A_DQS_1	MEM A DOS P<1>	7 23 24
MEM_A_DQS_1	MEM_85D	MEM_A_DQS_1	MEM A DOS N<1>	7 23 24
MEM_A_DQS_2	MEM_85D	MEM_A_DQS_2	MEM A DOS P<2>	7 23 24
MEM_A_DQS_2	MEM_85D	MEM_A_DQS_2	MEM A DOS N<2>	7 23 24
MEM_A_DQS_3	MEM_85D	MEM_A_DQS_3	MEM A DOS P<3>	7 23 24
MEM_A_DQS_3	MEM_85D	MEM_A_DQS_3	MEM A DOS N<3>	7 23 24
MEM_A_DQS_4	MEM_85D	MEM_A_DQS_4	MEM A DOS P<4>	7 23 24
MEM_A_DQS_4	MEM_85D	MEM_A_DQS_4	MEM A DOS N<4>	7 23 24
MEM_A_DQS_5	MEM_85D	MEM_A_DQS_5	MEM A DOS P<5>	7 23 24
MEM_A_DQS_5	MEM_85D	MEM_A_DQS_5	MEM A DOS N<5>	7 23 24
MEM_A_DQS_6	MEM_85D	MEM_A_DQS_6	MEM A DOS P<6>	7 23 24
MEM_A_DQS_6	MEM_85D	MEM_A_DQS_6	MEM A DOS N<6>	7 23 24
MEM_A_DQS_7	MEM_85D	MEM_A_DQS_7	MEM A DOS P<7>	7 23 24
MEM_A_DQS_7	MEM_85D	MEM_A_DQS_7	MEM A DOS N<7>	7 23 24
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK P<0>	7 25 27
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK N<0>	7 25 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK P<1>	7 26 27
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK N<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CKE<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CKE<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B CS L<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B CS L<1>	7 26 27
MEM_B_CNTRL0	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 25 27
MEM_B_CNTRL1	MEM_40S	MEM_CTRL	MEM B ODT<1>	7 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	7 25 26 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	7 25 26 27
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM B DQ<7..0>	7 25 26
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM B DQ<15..8>	7 25 26
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM B DQ<23..16>	7 25 26
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM B DQ<31..24>	7 25 26
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM B DQ<39..32>	7 25 26
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM B DQ<47..40>	7 25 26
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM B DQ<55..48>	7 25 26
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM B DQ<63..56>	7 25 26
MEM_B_DQS_0	MEM_85D	MEM_B_DQS_0	MEM B DOS P<0>	7 25 26
MEM_B_DQS_0	MEM_85D	MEM_B_DQS_0	MEM B DOS N<0>	7 25 26
MEM_B_DQS_1	MEM_85D	MEM_B_DQS_1	MEM B DOS P<1>	7 25 26
MEM_B_DQS_1	MEM_85D	MEM_B_DQS_1	MEM B DOS N<1>	7 25 26
MEM_B_DQS_2	MEM_85D	MEM_B_DQS_2	MEM B DOS P<2>	7 25 26
MEM_B_DQS_2	MEM_85D	MEM_B_DQS_2	MEM B DOS N<2>	7 25 26
MEM_B_DQS_3	MEM_85D	MEM_B_DQS_3	MEM B DOS P<3>	7 25 26
MEM_B_DQS_3	MEM_85D	MEM_B_DQS_3	MEM B DOS N<3>	7 25 26
MEM_B_DQS_4	MEM_85D	MEM_B_DQS_4	MEM B DOS P<4>	7 25 26
MEM_B_DQS_4	MEM_85D	MEM_B_DQS_4	MEM B DOS N<4>	7 25 26
MEM_B_DQS_5	MEM_85D	MEM_B_DQS_5	MEM B DOS P<5>	7 25 26
MEM_B_DQS_5	MEM_85D	MEM_B_DQS_5	MEM B DOS N<5>	7 25 26
MEM_B_DQS_6	MEM_85D	MEM_B_DQS_6	MEM B DOS P<6>	7 25 26
MEM_B_DQS_6	MEM_85D	MEM_B_DQS_6	MEM B DOS N<6>	7 25 26
MEM_B_DQS_7	MEM_85D	MEM_B_DQS_7	MEM B DOS P<7>	7 25 26
MEM_B_DQS_7	MEM_85D	MEM_B_DQS_7	MEM B DOS N<7>	7 25 26
		MEM_PWR	PP0V75_S3 MEM VREFD0 A	22 23 24 71 75
		MEM_PWR	PP0V75_S3 MEM VREFCA	22 23 24 25 26 71 75
		MEM_PWR	PP1V35_S3 MEM	22 23 24 25 26 46 70

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Apple Inc.

Memory Constraints

Apple logo

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 114 OF 118

SHEET: 78 OF 82

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3X DIELECTRIC	?	TBTDP_2SAME	TOP BOTTOM	=4X DIELECTRIC	?
TBTDP_TXRX	*	=6X DIELECTRIC	?	TBTDP_TXRX	TOP BOTTOM	=10X DIELECTRIC	?
TBTDP_2OTHER	*	=4X DIELECTRIC	?	TBTDP_2OTHER	TOP BOTTOM	=6X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET TYPE
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	115 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	79 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X DIELECTRIC	?
MIPI_2CLK	*	=6X DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X DIELECTRIC	?
MIPICKL_2OTHER	*	=7X DIELECTRIC	?	MIPICKL_2OTHER	TOP,BOTTOM	=10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICKL_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	P1V35_CAM
		S2_MEM_PWR	P0V675_CAM_VREF
		S2_MEM_PWR	P0V675_MEM_CAM_VREFCA
		S2_MEM_PWR	P0V675_MEM_CAM_VREFDO

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	116 OF 118
		SHEET	80 OF 82

8

7

6

5

4

3

2

1

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	39 41 44 72
SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	39 41 44 72
SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	41 44 48
SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	41 44 48
SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	37 41 44 48 68 71 72
SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	37 41 44 48 68 71 72
SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	41 44 56 57 72
SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	41 44 56 57 72
SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	41 43
SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIEPPAIR		CHGR_CSI_P	57
	1T01_DIEPPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIEPPAIR		CHGR_CSO_P	57
	1T01_DIEPPAIR		CHGR_CSO_N	57

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 117 OF 118
 SHEET: 81 OF 82

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE 1T01 50G	*	1_1_DIFFPAIR	50 OHM SE	50 OHM SE	50 OHM SE	1.1 DIFFPAIR	1.1 DIFFPAIR
THERM 1T01 50G	*	1_1_DIFFPAIR	50 OHM SE	50 OHM SE	50 OHM SE	1.1 DIFFPAIR	1.1 DIFFPAIR
DIFFPAIR	*	1_1_DIFFPAIR			1.1 DIFFPAIR	1.1 DIFFPAIR	1.1 DIFFPAIR
AUDIODIFF	*	1_1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM 45S CPUVRISNS1	*	1_1_DIFFPAIR	45 OHM SE	45 OHM SE	45 OHM SE	0.2 MM	0.2 MM
THERM 1T01 45S	*	1_1_DIFFPAIR	45 OHM SE	45 OHM SE	45 OHM SE	1.1 DIFFPAIR	1.1 DIFFPAIR
SENSE 1T01 45G	*	1_1_DIFFPAIR	45 OHM SE	45 OHM SE	45 OHM SE	1.1 DIFFPAIR	1.1 DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	2X DIELECTRIC	?	CPU COMP	GND	*	GND P20M
THERM	*	2X DIELECTRIC	?	CPU VOCSENSE	GND	*	GND P20M
AUDIO	*	2X DIELECTRIC	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	STANDARD	?				


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND P20M	*	0.20 MM	1000				
PWR P20M	*	0.20 MM	1000				

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	ISL10			0.1 MM	500 MIL		0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1_1_DIFFPAIR

X425 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING
4490	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS CPUDDR P 47 66
4491	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS CPUDDR N 47 66
4492	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS CPU DDR R P 47
4493	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS CPU DDR R N 47
4494	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM CPUTHMSNS D2 P 48
4495	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM CPUTHMSNS D2 N 48
4496	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS LCD PANEL P 47 68 82
4497	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS LCD PANEL N 47 68 82
4498	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM DDR3THMSNS D1 P 48
4499	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM DDR3THMSNS D1 N 48
4500	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM FINTHMSNS D P 48
4501	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM FINTHMSNS D N 48
4502	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS 1V35 MEM P 46
4503	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS 1V35 MEM N 46
4504	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS 1V35 MEM R P 46
4505	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS 1V35 MEM R N 46
4506	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS AIRPORT P 46
4507	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS AIRPORT N 46
4508	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS AIRPORT R P 47
4509	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS AIRPORT R N 47
4510	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS LCDBKLT P 47 63
4511	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS LCDBKLT N 47 63
4512	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS LCD PANEL P 47 68 82
4513	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS LCD PANEL N 47 68 82
4514	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS PCH P 46
4515	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS PCH N 46
4516	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS PCH R P 46
4517	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS PCH R N 46
4518	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS PCH P 46
4519	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS TPAD P 46
4520	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS TPAD N 46
4521	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS HS OTHER5V P 45
4522	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS HS OTHER5V N 45
4523	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS HS OTHER3V3 P 45
4524	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS HS COMPUTING P 45
4525	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS HS COMPUTING N 45
4526	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE CPUVR ISNS P 46
4527	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE CPUVR ISNS N 46
4528	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM P1V05 GPU PEX IOVDD SNS P 46
4529	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM P1V05 GPU PEX IOVDD SNS N 46
4530	SENSE_DIEFFPAIR	THERM 45S CPUVRISNS1	THERM CPUVR ISNS1 P 46 59
4531	SENSE_DIEFFPAIR	THERM 45S CPUVRISNS1	THERM CPUVR ISNS1 N 46 59
4532	SENSE_DIEFFPAIR	THERM 45S CPUVRISNS1	THERM CPUVR ISNS2 P 46 59
4533	SENSE_DIEFFPAIR	THERM 45S CPUVRISNS1	THERM CPUVR ISNS2 N 46 59
4534	SENSE_DIEFFPAIR	THERM 45S CPUVRISNS1	THERM CPUVR ISNS3 P 46 59
4535	SENSE_DIEFFPAIR	THERM 45S CPUVRISNS1	THERM CPUVR ISNS3 N 46 59
4536	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM CPUVR ISUM R P 46
4537	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM CPUVR ISUM R N 46
4538	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM GFXIMVP ISNS1 P 82
4539	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM GFXIMVP ISNS1 N 82
4540	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM GFXIMVP ISNS1 P 82
4541	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM GFXIMVP ISNS1 N 82
4542	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO ISNS TBT N 46
4543	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO ISNS TBT P 46
4544	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO ISNS TBT R N 46
4545	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO ISNS TBT R P 46
4546	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS SSD P 46
4547	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS SSD N 46
4548	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS SSD R P 46
4549	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM ISNS SSD R N 46
4550	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM P1V05S0 CS P 46 62
4551	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM P1V05S0 CS N 46 62
4552	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM P1V05S0 SENSE P 62
4553	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM P1V05S0 SENSE N 62
4554	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM TBT THERMDP 28 48
4555	SENSE_DIEFFPAIR	THERM 1T01 45S	THERM TBT THERMDN 48
4556	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO CHGR CSI R P 57
4557	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO CHGR CSI R N 57
4558	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO CHGR CSO R P 57
4559	AUDIO_DIEFFPAIR	AUDIODIFF	AUDIO CHGR CSO R N 57
4560	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS S2 P 47
4561	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS S2 N 47
4562	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS S2 R P 47
4563	SENSE_DIEFFPAIR	SENSE 1T01 45S	SENSE ISNS S2 R N 47



SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 118
 SHEET: 82 OF 82