


820-2996-11-BOT MLB 位置圖 0908



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
10	0001231154	ENGINEERING RELEASED		2011-09-06

J2 MLB - DVT OK2FAB


LAST_MODIFIED= Tue Sep 6 17:35:11 2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	MIKE	NA
2	2	BLOCK DIAGRAM: SYSTEM	J2DEV	N/A
3	4	BOM TABLES	MIKE	N/A
4	6	AP: MAIN	MIKE	N/A
5	7	AP: I/Os	JOE	N/A
6	8	AP: NAND	MIKE	N/A
7	9	AP: TV, DP, MIPI	JOE	01/13/2011
8	10	AP: DDR	MIKE	N/A
9	11	AP: POWER	MIKE	N/A
10	12	AP: MISC & ALIASES	ALEX	N/A
11	13	AP: VIDEO BUFFER, BB USB MUXES	CHOPIN	12/10/2010
12	14	NAND	MIKE	N/A
13	16	DDR 0 AND 1	MIKE	06/21/2010
14	17	DDR 2 AND 3	MIKE	06/21/2010
15	21	MLB ALIASES/CONNECTIONS	ALEX	09/30/2010
16	22	VIDEO: EDP CONNECTOR	JOE	01/19/2011
17	30	GRAPE: GROUNDHOG, CONN, BOOST	RAMSIN	12/17/2010
18	31	GRAPE: Z1, Z2	RAMSIN	12/17/2010
19	36	AUDIO: L63B CODEC	KAVITHA	02/03/2011
20	37	AUDIO: SPEAKER AMP	KAVITHA	02/03/2011
21	38	AUDIO: HEADPHONE OUT	KAVITHA	02/03/2011
22	42	AUDIO: DETECT/MIC BIAS	KAVITHA	02/03/2011
23	43	AUDIO: HP/MIC FILTERS	KAVITHA	02/03/2011
24	54	CONNECTOR: SENSOR	MARK	01/11/2011
25	55	SENSOR PANEL FILTERS 1	MARK	01/11/2011
26	56	SENSOR PANEL FILTERS 2	MARK	01/11/2011
27	57	IO FLEX: DOCK COMPONENTS	JOE	01/19/2011
28	58	DISPLAY PORT MISC	JOE	01/19/2011
29	59	IO FLEX: B2B CONNECTOR	JOE	01/19/2011
30	60	CONNECTOR: X26	JOE	01/19/2011
31	61	WLAN BB & POWER	X26_WIFI_MIKE_BT	09/01/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
32	62	WLAN 2.4GHZ AND ANT	X26_WIFI_MIKE_BT	09/01/2011
33	63	WLAN 5GHZ AND TEST POINTS	X26_WIFI_MIKE_BT	09/01/2011
34	75	POWER: BATTERY CONNECTOR	MADHAVI	01/13/2011
35	80	POWER ALIASES	MADHAVI	01/13/2011
36	81	POWER: AMELIA PMU	MADHAVI	01/13/2011
37	82	POWER: AMELIA PMU	MLB	01/14/2011
38	83	POWER: AMELIA VSS	MADHAVI	01/13/2011
39	90	DEBUG AND MISC	ALEX	10/04/2010
40	93	FCT/ICT TEST/BRACKETS	ALEX	10/04/2010
41	150	CONSTRAINTS: MLB RULES	MIKE	01/21/2011
42	151	CONSTRAINTS: LOW SPEED BUS	MIKE	01/21/2011
43	152	CONSTRAINTS: DISPLAY/AUDIO	MIKE	01/21/2011
44	153	CONSTRAINTS: DDR/FMI	MIKE	01/21/2011
45	154	CONSTRAINTS: POWER / GND	MIKE	01/21/2011
46	155	CONSTRAINTS: DEBUG	MIKE	01/21/2011
47	156	FUNC TEST POINTS	MIKE	01/21/2011
48	157	FUNC TEST POINTS	MIKE	01/21/2011

DRAWING
 DRAWING
 MLB
 Schematic / PCB #'s

DRAWING TITLE		SCH, J2, MLB	
DRAWING NUMBER		051-8773	SIZE D
REVISION		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 48	
IV ALL RIGHTS RESERVED			



SYNC MASTER=J2DEV		SYNC DATE=N/A	
BLOCK DIAGRAM: SYSTEM			
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 48	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

ALL AVAIL BOM OPTIONS

COMMON
ALTERNATE

16GB_PROD
32GB_PROD
64GB_PROD
128GB_PROD

DEVELOPMENT_JTAG
DEVELOPMENT_JTAG_TAP
JTAG_DAP

SPEAKER
INTERNAL_MIC

NAND_IO_1V8
NAND_IO=3V3

SNOTE
DEV
MLB
JZ

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE
AUDIO	SPEAKER, INTERNAL_MIC

BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7691	1	EEEE FOR 639-2352 (J1 16G)	EEEE_DNKT	CRITICAL	EEEE_J1_16G
825-7691	1	EEEE FOR 639-2058 (J1 32G)	EEEE_DM2N	CRITICAL	EEEE_J1_32G
825-7691	1	EEEE FOR 639-2059 (J1 64G)	EEEE_DM2P	CRITICAL	EEEE_J1_64G
825-7691	1	EEEE FOR 639-2353 (J2 16G)	EEEE_DNKV	CRITICAL	EEEE_J2_16G
825-7691	1	EEEE FOR 639-1572 (J2 32G)	EEEE_DHWV	CRITICAL	EEEE_J2_32G
825-7691	1	EEEE FOR 639-1871 (J2 64G)	EEEE_DKQL	CRITICAL	EEEE_J2_64G
825-7691	1	EEEE FOR 639-1870 (J2 128G)	EEEE_DKQK	CRITICAL	EEEE_J2_128G
825-7691	1	EEEE FOR 639-2844 (J2A 16G)	EEEE_DRJQ	CRITICAL	EEEE_J2A_16G
825-7691	1	EEEE FOR 639-2826 (J2A 32G)	EEEE_DRP6	CRITICAL	EEEE_J2A_32G
825-7691	1	EEEE FOR 639-2827 (J2A 64G)	EEEE_DRP5	CRITICAL	EEEE_J2A_64G

MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-2105	1	FENCE, NAND, TOP, MLB, J2	PD_FENCE_NAND	CRITICAL	
806-1857	1	FENCE, LARGE, TOP, MLB, J2	PD_FENCE_LARGE	CRITICAL	
806-2349	1	FENCE, SMALLER, TOP, MLB, J2	PD_FENCE_SMALL	CRITICAL	
806-1860	1	FENCE, 1, BTM, MLB, J2	PD_FENCE_BT1	CRITICAL	
806-1865	1	FENCE, 2, BTM, MLB, J2	PD_FENCE_BT2	CRITICAL	
806-2352	1	FENCE, SMALLER, BTM, MLB, J2	PD_FENCE_BT3	CRITICAL	

SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8773	1	SCH, MLB, J2	SCH1	CRITICAL	?
820-2996	1	PCBF, MLB, J2	PCB1	CRITICAL	?
085-3058	1	DEV BOM, MLB, J2	DEV1		?

SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380533	1	IC, SOC, H4G, FCBGA1225	U0600	CRITICAL	?

PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380561	1	IC, PMU, AMELIA, D1974AB	U8100	CRITICAL	?

SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33380579	2	SDRAM, LPDDR2, 512MB, SAMSUNG 46NM	U1600, U1700	CRITICAL	?

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33380580	33380579		U1600, U1700	LPDDR2, HYNIX 44NM
33380581	33380579		U1600, U1700	LPDDR2, ELPIDA 45NM

NAND

16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	1	HYNIX 26NM PPN1.0 16GB	U1400	CRITICAL	16GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	16GB_PROD	U1400	TOSHIBA 24NM PPN1.0

32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	2	HYNIX 26NM PPN1.0 32GB	U1400, U1410	CRITICAL	32GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	32GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

64GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580782	2	HYNIX 26NM PPN1.0 64GB	U1400, U1410	CRITICAL	64GB_PROD


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580805	33580782	64GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

128GB FLASH CONFIGURATIONS





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580814	2	HYNIX 26NM PPN1.0 128GB	U1400, U1410	CRITICAL	128GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580806	33580814	128GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

SYNC MASTER=MIKE		SYNC DATE=N/A	
BOM TABLES			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	4 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



DEFAULT IS TO TIE HSIC_HOST_READY TO BOTH DEVICES
BUT OPTION IS HERE IN CASE THEY NEED TO BE SEPARATE




NOTE FOR GPIO12:
- BB_DIAGS_READY (RADAR #9179861)
- BB -> H4G

NOTE FOR GPIO24:
- AP_MODEM_WAKE (RADAR #9179861)
- H4G -> BB



NEW GPIO FOR J2. FILE A RADAR

U0600 OMIT H4G		U0600 H4G	
FCBGA (3 OF 12)		FCBGA (2 OF 12)	
I2C0_SCL	AJ23	GPIO0	AJ14
I2C0_SDA	AK23	GPIO1	AK15
I2C1_SCL	AN24	GPIO2	AL16
I2C1_SDA	AR25	GPIO3	AG14
I2C2_SCL	AH21	GPIO4	AP19
I2C2_SDA	AK21	GPIO5	AH13
SWI_DATA	AC13	GPIO6	AH16
DWI_CLK	AN25	GPIO7	AE13
DWI_DT	AM24	GPIO8	AE12
DWI_DO	AG23	GPIO9	AH15
SDIO0_CLK	AL27	GPIO10	AG17
SDIO0_CMD	AR31	GPIO11	AD13
SDIO0_DATA0	AK28	GPIO12	AK17
SDIO0_DATA1	AL28	GPIO13	AE14
SDIO0_DATA2	AM29	GPIO14	AL17
SDIO0_DATA3	AM30	GPIO15	AF17
SPI0_MISO	AL30	GPIO16	AL18
SPI0_MOSI	AL29	GPIO17	AK18
SPI0_SCLK	AN32	GPIO18	AJ18
SPI0_SSIN	AP33	GPIO19	AD12
SPI1_MISO	AF23	GPIO20	AH18
SPI1_MOSI	AL23	GPIO21	AF18
SPI1_SCLK	AH23	GPIO22	AM18
SPI1_SSIN	AM23	GPIO23	AN18
TP THERM TEST_OUT	AJ16	GPIO24	AN19
THERM_RES_EXT	AK16	GPIO25	AP20
VDDA18_TS	AF16	GPIO26	AN20
VSSA18_TS	AG16	GPIO27	AR20
		GPIO28	AR21
		GPIO29	AP21
		GPIO30	AK19
		GPIO31	AN21
		GPIO32	AH19
		GPIO33	AG19
		GPIO34	AJ19
		GPIO35	AL20
		GPIO36	AR22
		GPIO37	AL20
		GPIO38	AM20
		GPIO39	AN22
		GPIO_3V0	AN31
		GPIO_3V1	AP32


PAGE TITLE		SYNC DATE=N/A	
AP: I/Os		DRAWING NUMBER	SIZE
Apple Inc.		051-8773	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	7 OF 157
II NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 48
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



U0600 OMIT
H4G
FCBGA
(12 OF 12)



U0600 OMIT
H4G
FCBGA
(4 OF 12)



44 12 6	OMIT	FMI0_CEO_L	AH31	FMI0_CEN0	FMI2_CEN0	AE35	SPK_ID	20
44 12 6	OMIT	FMI0_CE1_L	AF31	FMI0_CEN1	FMI2_CEN1	AB28	NC FMI2_CE1_L	46
44 12 6	OMIT	NC FMI0_CE2_L	AD28	FMI0_CEN2	FMI2_CEN2	AA28	NC FMI2_CE2_L	46
44 12 6	OMIT	NC FMI0_CE3_L	AG29	FMI0_CEN3	FMI2_CEN3	AB30	NC FMI2_CE3_L	46
44 12 6	OMIT	NC FMI0_CE4_L	Y29	FMI0_CEN4	FMI2_CEN4	AE28	PM_LCDVDD_PWREN	16
44 12 6	OMIT	NC FMI0_CE5_L	AH28	FMI0_CEN5	FMI2_CEN5	AF28	NC FMI2_CE5_L	46
44 12 6	OMIT	NC FMI0_CE6_L	AG28	FMI0_CEN6	FMI2_CEN6	AA29	RST_GRAPE_L	17 45
44 12 6	OMIT	NC FMI0_CE7_L	AM31	FMI0_CEN7	FMI2_CEN7	AB31	GRAPE_FW_DNLD_EN_L	17
44 12 6	OMIT	FMI0_AD<0>	AG35	FMI0_IO0	FMI2_IO0	AC31	NC FMI2_AD<0>	46
44 12 6	OMIT	FMI0_AD<1>	AF35	FMI0_IO1	FMI2_IO1	AB33	NC FMI2_AD<1>	46
44 12 6	OMIT	FMI0_AD<2>	AH35	FMI0_IO2	FMI2_IO2	AC35	NC FMI2_AD<2>	46
44 12 6	OMIT	FMI0_AD<3>	AH33	FMI0_IO3	FMI2_IO3	AE34	NC FMI2_AD<3>	46
44 12 6	OMIT	FMI0_AD<4>	AG31	FMI0_IO4	FMI2_IO4	AD34	NC FMI2_AD<4>	46
44 12 6	OMIT	FMI0_AD<5>	AG32	FMI0_IO5	FMI2_IO5	AD32	NC FMI2_AD<5>	46
44 12 6	OMIT	FMI0_AD<6>	AG34	FMI0_IO6	FMI2_IO6	AD35	NC FMI2_AD<6>	46
44 12 6	OMIT	FMI0_AD<7>	AH32	FMI0_IO7	FMI2_IO7	AD31	NC FMI2_AD<7>	46
44 12 6	OMIT	FMI0_ALE	AE32	FMI0_ALE	FMI2_ALE	AB34	NC FMI2_ALE	46
44 12 6	OMIT	FMI0_CLE	AF33	FMI0_CLE	FMI2_CLE	AB32	NC FMI2_CLE	46
44 12 6	OMIT	FMI0_WE_L	AH34	FMI0_WEN	FMI2_WEN	AB35	NC FMI2_WE_L	46
44 12 6	OMIT	FMI0_RE_N	AE33	FMI0_REN	FMI2_REN	AD33	NC FMI2_RE_L	46
44 12 6	OMIT	FMI0_DQS_P	AG33	FMI0_DQS	FMI2_DQS	AC33	NC FMI2_DQS	46
44 12 6	OMIT	FMI1_CEO_L	AJ33	FMI1_CEN0	FMI3_CEN0	W31	NC FMI3_CEO_L	46
44 12 6	OMIT	FMI1_CE1_L	AN33	FMI1_CEN1	FMI3_CEN1	W28	NC FMI3_CE1_L	46
44 12 6	OMIT	NC FMI1_CE2_L	AD30	FMI1_CEN2	FMI3_CEN2	W29	NC FMI3_CE2_L	46
44 12 6	OMIT	NC FMI1_CE3_L	AE30	FMI1_CEN3	FMI3_CEN3	V30	NC FMI3_CE3_L	46
44 12 6	OMIT	NC FMI1_CE4_L	AJ31	FMI1_CEN4	FMI3_CEN4	AG30	NC FMI3_CE4_L	46
44 12 6	OMIT	NC FMI1_CE5_L	AJ30	FMI1_CEN5	FMI3_CEN5	AC30	NC FMI3_CE5_L	46
44 12 6	OMIT	NC FMI1_CE6_L	AL31	FMI1_CEN6	FMI3_CEN6	AH30	NC FMI3_CE6_L	46
44 12 6	OMIT	NC FMI1_CE7_L	AK31	FMI1_CEN7	FMI3_CEN7	AE31	NC FMI3_CE7_L	46
44 12 6	OMIT	FMI1_AD<0>	AL32	FMI1_IO0	FMI3_IO0	AA34	NC FMI3_AD<0>	46
44 12 6	OMIT	FMI1_AD<1>	AN35	FMI1_IO1	FMI3_IO1	W33	NC FMI3_AD<1>	46
44 12 6	OMIT	FMI1_AD<2>	AK32	FMI1_IO2	FMI3_IO2	AA33	NC FMI3_AD<2>	46
44 12 6	OMIT	FMI1_AD<3>	AK33	FMI1_IO3	FMI3_IO3	V34	NC FMI3_AD<3>	46
44 12 6	OMIT	FMI1_AD<4>	AL33	FMI1_IO4	FMI3_IO4	AA30	NC FMI3_AD<4>	46
44 12 6	OMIT	FMI1_AD<5>	AK34	FMI1_IO5	FMI3_IO5	V31	NC FMI3_AD<5>	46
44 12 6	OMIT	FMI1_AD<6>	AM33	FMI1_IO6	FMI3_IO6	W32	NC FMI3_AD<6>	46
44 12 6	OMIT	FMI1_AD<7>	AJ35	FMI1_IO7	FMI3_IO7	Y30	NC FMI3_AD<7>	46
44 12 6	OMIT	FMI1_ALE	AN34	FMI1_ALE	FMI3_ALE	Y33	NC FMI3_ALE	46
44 12 6	OMIT	FMI1_CLE	AK35	FMI1_CLE	FMI3_CLE	W30	NC FMI3_CLE	46
44 12 6	OMIT	FMI1_WE_L	AM35	FMI1_WEN	FMI3_WEN	AA32	NC FMI3_WE_L	46
44 12 6	OMIT	FMI1_RE_N	AL35	FMI1_REN	FMI3_REN	AA31	NC FMI3_RE_L	46
44 12 6	OMIT	FMI1_DQS_P	AL34	FMI1_DQS	FMI3_DQS	Y32	NC FMI3_DQS	46

NEW GPIO FOR J2. FILE A RADAR

CHECK WITH GRAPE ON VOLTAGE FOR THESE TWO SIGNALS

CHECK CONNECTION FOR VSSA18_T5

SYNC MASTER=MIKE SYNC DATE=N/A

AP: NAND

Apple Inc.

DRAWING NUMBER 051-8773 SIZE D

REVISION 10.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE 8 OF 157

SHEET 6 OF 48




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13280279	13280154		C0960, C0961	RADAR:9624625

SYNC MASTER=JOE		SYNC DATE=01/13/2011	
PAGE TITLE AP: TV, DP, MIPI			
Apple Inc.		DRAWING NUMBER 051-8773	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.0.0	BRANCH
		PAGE 9 OF 157	SHEET 7 OF 48



PAGE TITLE		SYNC DATE=N/A	
AP: DDR			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
		BRANCH	
		PAGE	
		10 OF 157	
		SHEET	
		8 OF 48	


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
13880702	13880657		C1100,C1102	QTY 17 RADAR:8837828

C1100, C1102, C1103, C1117, C1144, C1165, C1156, C1158, C1172, C11615, C1621, C1715,


PAGE TITLE		SYNC DATE=N/A	
AP: POWER			
	DRAWING NUMBER	051-8773	SIZE D
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		11 OF 157	
SHEET		9 OF 48	



BOOT_CONFIG[3-0]	S/W READ FLOW
1100 FMIO/1 2/2 CS	1. SET GPIO AS INPUT
1101 FMIO/1 4/4 CS	2. DISABLE PU AND ENABLE PD
1110 FMIO/1 4/4 CS WITH TEST	3. READ



BOARD_ID[3-0]	S/W READ FLOW
0000 J1 AP	1. SET GPIO AS INPUT
0001 J1 DEV	2. DISABLE PU AND ENABLE PD
0010 J2 AP	3. READ
0011 J2 DEV	
0100 J2A AP	
0101 J2A DEV	




BRD_REV[2-0]	S/W READ FLOW
000 PROTO 0	1. SET GPIO AS INPUT
001 PROTO 1 LOCAL	2. ENABLE PU AND DISABLE PD
010 PROTO 1 CHINA	3. READ
011 PROTO 2	
100 EVT	

FOR REFERENCE



0000	SPIO
0001	SPI1
0010	SPIO W/TEST
0011	SPI1 W/TEST
0100	FMIO 2CS
0101	FMIO 4CS
0110	FMIO 4CS W/TEST
0111	RESERVED
1000	FMIO 2 CS
1001	FMIO 4 CS
1010	FMIO 4CS W/TEST
1100	FMIO/1 2/2 CS
1101	FMIO/1 4/4 CS
1110	FMIO/1 4/4 CS W/TEST
1111	RESERVED

CURRENT SETTING ->


I2C PULL-UPS



JTAG



2-WIRE DAP	SCAN DUMP	PRODUCTION
DEVELOPMENT_JTAG	DEVELOPMENT_JTAG	JTAG_DAP
JTAG_DAP	DEVELOPMENT_JTAG_TAP	



SYNC MASTER=ALEX SYNC DATE=N/A

AP: MISC & ALIASES


Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 12 OF 157
 SHEET: 10 OF 48



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
34380539	34380520		U1300	RADAR:9009078

SYNC MASTER=CHOPIN SYNC DATE=12/10/2010

PAGE TITLE: AP: VIDEO BUFFER, BB USB MUXES


Apple Inc.


DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


BRANCH: PAGE: 13 OF 157 SHEET: 11 OF 48





Pin	Signal	Component	Value
CA0_1	DDR0_CA<0>	G16	DDR0_CA<0>
CA1_1	DDR0_CA<1>	G17	DDR0_CA<1>
CA2_1	DDR0_CA<2>	H17	DDR0_CA<2>
CA3_1	DDR0_CA<3>	H18	DDR0_CA<3>
CA4_1	DDR0_CA<4>	J16	DDR0_CA<4>
CA5_1	DDR0_CA<5>	N16	DDR0_CA<5>
CA6_1	DDR0_CA<6>	N17	DDR0_CA<6>
CA7_1	DDR0_CA<7>	P17	DDR0_CA<7>
CA8_1	DDR0_CA<8>	P18	DDR0_CA<8>
CA9_1	DDR0_CA<9>	R16	DDR0_CA<9>
CK_1	DDR0_CK_P	K17	DDR0_CK_P
CKB_1	DDR0_CK_N	L17	DDR0_CK_N
CKE_1	DDR0_CKE<0>	J18	DDR0_CKE<0>
CSB_1	DDR0_CSN<0>	J17	DDR0_CSN<0>
DM0_1	DDR0_DM<0>	K3	DDR0_DM<0>
DM1_1	DDR0_DM<1>	M2	DDR0_DM<1>
DM2_1	DDR0_DM<2>	G4	DDR0_DM<2>
DM3_1	DDR0_DM<3>	T2	DDR0_DM<3>
DQ0_1	DDR0_DQ<0>	G3	DDR0_DQ<0>
DQ1_1	DDR0_DQ<1>	G2	DDR0_DQ<1>
DQ2_1	DDR0_DQ<2>	H5	DDR0_DQ<2>
DQ3_1	DDR0_DQ<3>	H4	DDR0_DQ<3>
DQ4_1	DDR0_DQ<4>	H3	DDR0_DQ<4>
DQ5_1	DDR0_DQ<5>	H2	DDR0_DQ<5>
DQ6_1	DDR0_DQ<6>	J3	DDR0_DQ<6>
DQ7_1	DDR0_DQ<7>	J2	DDR0_DQ<7>
DQ8_1	DDR0_DQ<8>	N4	DDR0_DQ<8>
DQ9_1	DDR0_DQ<9>	N3	DDR0_DQ<9>
DQ10_1	DDR0_DQ<10>	P5	DDR0_DQ<10>
DQ11_1	DDR0_DQ<11>	P4	DDR0_DQ<11>
DQ12_1	DDR0_DQ<12>	P3	DDR0_DQ<12>
DQ13_1	DDR0_DQ<13>	P2	DDR0_DQ<13>
DQ14_1	DDR0_DQ<14>	R4	DDR0_DQ<14>
DQ15_1	DDR0_DQ<15>	R3	DDR0_DQ<15>
DQ16_1	DDR0_DQ<16>	R2	DDR0_DQ<16>
DQ17_1	DDR0_DQ<17>	C2	DDR0_DQ<17>
DQ18_1	DDR0_DQ<18>	D3	DDR0_DQ<18>
DQ19_1	DDR0_DQ<19>	D2	DDR0_DQ<19>
DQ20_1	DDR0_DQ<20>	E4	DDR0_DQ<20>
DQ21_1	DDR0_DQ<21>	E3	DDR0_DQ<21>
DQ22_1	DDR0_DQ<22>	E2	DDR0_DQ<22>
DQ23_1	DDR0_DQ<23>	F2	DDR0_DQ<23>
DQ24_1	DDR0_DQ<24>	T5	DDR0_DQ<24>
DQ25_1	DDR0_DQ<25>	U5	DDR0_DQ<25>
DQ26_1	DDR0_DQ<26>	U4	DDR0_DQ<26>
DQ27_1	DDR0_DQ<27>	U2	DDR0_DQ<27>
DQ28_1	DDR0_DQ<28>	V5	DDR0_DQ<28>
DQ29_1	DDR0_DQ<29>	V4	DDR0_DQ<29>
DQ30_1	DDR0_DQ<30>	V3	DDR0_DQ<30>
DQ31_1	DDR0_DQ<31>	V2	DDR0_DQ<31>
DQS0_1	DDR0_DQS_P<0>	J4	DDR0_DQS_P<0>
DQS0_2	DDR0_DQS_N<0>	K4	DDR0_DQS_N<0>
DQS1_1	DDR0_DQS_P<1>	M4	DDR0_DQS_P<1>
DQS1_2	DDR0_DQS_N<1>	M3	DDR0_DQS_N<1>
DQS2_1	DDR0_DQS_P<2>	F4	DDR0_DQS_P<2>
DQS2_2	DDR0_DQS_N<2>	F3	DDR0_DQS_N<2>
DQS3_1	DDR0_DQS_P<3>	T3	DDR0_DQS_P<3>
DQS3_2	DDR0_DQS_N<3>	T4	DDR0_DQS_N<3>
VREFCA_1	PPVREF_DDR0_CA	M17	PPVREF_DDR0_CA
VREFDQ_1	PPVREF_DDR0_DQ	L4	PPVREF_DDR0_DQ
ZQ_1	DDR0_ZQ	R17	DDR0_ZQ

SYNC MASTER=MIKE		SYNC DATE=06/21/2010	
PAGE TITLE			
DDR 0 AND 1			
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	16 OF 157
		SHEET	13 OF 48
		SIZE	D



D

C

B

A

D

C

B

A

SYNC MASTER=MIKE		SYNC DATE=06/21/2010	
PAGE TITLE DDR 2 AND 3			
	DRAWING NUMBER 051-8773		SIZE D
	REVISION 10.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH
			PAGE 17 OF 157
			SHEET 14 OF 48

WIFI ALIASES

42 40 4	<u>HSIC1 WLAN DATA1</u>	<u>HSIC DATA 4330</u>	31 33
42 40 4	<u>HSIC1 WLAN STB1</u>	<u>HSIC STROBE 4330</u>	31 33
42 5	<u>HSIC HOST READY WLAN</u>	<u>WLAN GPIO1</u>	31 33
42 5	<u>HSIC WLAN_RDY</u>	<u>HSIC_DEVICE_READY</u>	31
42 37	<u>RST WLAN_L</u>	<u>WLAN_ENABLE</u>	31 33
37	<u>PM WLAN HOST WAKE</u>	<u>WLAN_GPIO0</u>	31 33
42 37	<u>RST_BT_L</u>	<u>BT RESET_N</u>	31 33
37	<u>PM_BT_HOST_WAKE</u>	<u>BT_HOST_WAKE</u>	31 33
5	<u>PM_BT_WAKE</u>	<u>BT_WAKE</u>	31 33
42 5	<u>UART3_BT_RXD</u>	<u>BT_UART_TXD</u>	31 33
42 5	<u>UART3_BT_TXD</u>	<u>BT_UART_RXD</u>	31 33
42 5	<u>UART3_BT_CTS_L</u>	<u>BT_UART_RTS_N</u>	31 33
42 5	<u>UART3_BT_RTS_L</u>	<u>BT_UART_CTS_N</u>	31 33
42 37	<u>CLK_32K_WLAN</u>	<u>CLK32K</u>	32 33
42 19 5	<u>I2S2_VSP_BCLK</u>	<u>BT_FCM_CLK</u>	31
42 19 5	<u>I2S2_VSP_DOUT</u>	<u>BT_FCM_DIN</u>	31
42 19 5	<u>I2S2_VSP_DIN</u>	<u>BT_FCM_DOUT</u>	31
42 19 5	<u>I2S2_VSP_LRCK</u>	<u>BT_FCM_SYNC</u>	31
42 5	<u>UART6_WLAN_RXD</u>	<u>WLAN_GPIO4</u>	31 33
42 5	<u>UART6_WLAN_TXD</u>	<u>WLAN_GPIO3</u>	31 33

UART ALIASES

42 5	<u>UART0_AP_RXD</u>	<u>UART0_MUX_RXD</u>	11 42
42 5	<u>UART0_AP_TXD</u>	<u>UART0_MUX_TXD</u>	11 42

OBSOLETE ALIASES

<u>NC_EXT_SMPS_REQ</u>	<u>EXT_SMPS_REQ</u>	31
<u>NC_EXT_PWM_REQ</u>	<u>EXT_PWM_REQ</u>	31
<u>NC_BT_GPIO5</u>	<u>BT_GPIO5</u>	31
<u>TP_WLAN_GPIO5</u>	<u>WLAN_GPIO5</u>	31

45 30 5 GSM_TXBURST_IND LED_DRIVE_GSMB
 NEED TO DOUBLE CHECK IF WE NEED THIS IN IPAD, OR IF THIS MIGHT BE A PHONE SPECIFIC ISSUE


PAGE TITLE		DRAWING NUMBER		SIZE
MLB ALIASES/CONNECTIONS		051-8773		D
REVISION		10.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		21 OF 157		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 48		
IV ALL RIGHTS RESERVED				

EDP CONNECTOR

SIA413DJ

MOSFET	SIA413DJ
CHANNEL	P-TYPE
RDS(ON)	100MOHM @-1.5V
IMAX	3 A
VGS MAX	+/- 8V


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680903	37680796		Q2200	RADAR:8379470
15580667	15580583			RADAR:8616060, RADAR: 9015335




SYNC MASTER=JOE		SYNC DATE=01/19/2011	
VIDEO: EDP CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		PAGE	22 OF 157
		SHEET	16 OF 48

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	

CONNECTORS TO GRAPE FLEX




CRITICAL P/N 518S0828




502250-8037 J3010

MATES WITH LEFTMOST GRAPE FLEX TAIL








502250-8037 J3011

MATES WITH RIGHTMOST GRAPE FLEX TAIL



BOOST CONVERTOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180523	31180485		U3007	
31180524	31180533		U3009	
31180525	31180532		U3010	

SYNC MASTER=RAMSIN SYNC DATE=12/17/2010

GRAPE: GROUNDHOG, CONN, BOOST

Apple Inc.


DRAWING NUMBER: 051-8773

REVISION: 10.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

PAGE: 30 OF 157
SHEET: 17 OF 48

ZEPHYR 1+ ASIC



ARM9 MCU (Z2 BASED)



SYNC MASTER=RAMSIN SYNC DATE=12/17/2010

GRAPE: Z1, Z2

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 31 OF 157 SHEET: 18 OF 48

L63B AUDIO CODEC

APN:338S0940

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A




SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: L63B CODEC			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		REVISION	
10.0.0		10.0.0	
BRANCH		BRANCH	
PAGE		PAGE	
36 OF 157		36 OF 157	
SHEET		SHEET	
19 OF 48		19 OF 48	

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SPEAKER AMPLIFIER

APN:353S3317)
 TURN ON TIME: 3.5MS
 75HZ +/- XXX%
 TURN ON DELAY: ?MS

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC




L63 LINEOUT2A IS CONNECTED TO U3700
 L63 LINEOUT2B IS CONNECTED TO U3710




SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		PAGE	37 OF 157
		SHEET	20 OF 48

HEADPHONE OUTPUT ZOBEL NETWORK




DOCK LINE OUTPUT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE AUDIO: HEADPHONE OUT			
DRAWING NUMBER 051-8773		SIZE D	
REVISION 10.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 38 OF 157		SHEET 21 OF 48	


EXTERNAL (HEADSET) MIC INPUT CIRCUITRY




SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		PAGE	
10.0.0		42 OF 157	
BRANCH		SHEET	
		22 OF 48	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

HEADPHONE JACK CONNECTION IS ON FRONT PANEL FLEX, CSA 55/PDF 29


PLACE ALL COMPONENTS NEAR J5401





HEADSET JACK INSERTION DETECT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE AUDIO: HP/MIC FILTERS			
DRAWING NUMBER 051-8773		SIZE D	
REVISION 10.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 43 OF 157		SHEET 23 OF 48	




SYNC MASTER=MARK		SYNC DATE=01/11/2011	
CONNECTOR: SENSOR			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 157
		SHEET	24 OF 48
		SIZE	D








PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0643	155S0373	?	00001, 00002, 00003, 00004, 00005	RADAR:8376668

SYNC MASTER=MARK SYNC DATE=01/11/2011
SENSOR PANEL FILTERS 1
 Apple Inc.
 DRAWING NUMBER: 051-8773
 REVISION: 10.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 55 OF 157
 SHEET: 25 OF 48



PAGE TITLE		SYNC MASTER=MARK		SYNC DATE=01/11/2011	
SENSOR PANEL FILTERS 2					
		DRAWING NUMBER		SIZE	
		051-8773		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		10.0.0			
		PAGE		SHEET	
		56 OF 157		26 OF 48	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37780090	37780081		D25751	RADAR:8972666
37780111	37780099		D25710, D25711	RADAR:8849707
37780107	37780066		D5700, D5701, D5702, D5703	RADAR:8947642
15580625	15580559		L5700, L5701	RADAR:8423156
37780116	37780108		D25760	RADAR:8370432
15580725	15580276	FL6000, FL5707, FL5708, FL5711		QTY 4 RADAR:9625553
15580513	15580320		L5762	RADAR:9625601

SYNC MASTER=JOE SYNC DATE=01/19/2011

IO FLEX: DOCK COMPONENTS



Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 57 OF 157
SHEET: 27 OF 48




D
C
B
A

D
C
B
A


PLACEMENT NOTE: NEAR U0600




DISPLAYPORT AC COUPLING




STUFFING OPTIONS FOR DP LANES 2, 3 FOR STEVENOTE.



FOR STEVENOTE ON MLB, STUFF ALL OF THE SNOTE BOM OPTIONS. NOSTUFF R5902, R5900, R5908 R5904, R5906, R5914, R5915, R5916, AND R5917. FOR DEV BOARD, STUFF R5918 AND NOSTUFF R5903.




PAGE TITLE		SYNC MASTER=JOE		SYNC DATE=01/19/2011	
DISPLAY PORT MISC			DRAWING NUMBER	051-8773	SIZE
Apple Inc.			REVISION	10.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			58 OF 157		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			28 OF 48		
IV ALL RIGHTS RESERVED					



PAGE TITLE		DRAWING NUMBER		SIZE
IO FLEX: B2B CONNECTOR		051-8773		D
REVISION		10.0.0		
BRANCH				
PAGE		59 OF 157		
SHEET		29 OF 48		

SYNC MASTER=JOE SYNC DATE=01/19/2011
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


X26 CELLULAR/GPS CONNECTOR



SYNC MASTER=JOE		SYNC DATE=01/19/2011	
PAGE TITLE CONNECTOR: X26			
DRAWING NUMBER 051-8773		SIZE D	
REVISION 10.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 60 OF 157		SHEET 30 OF 48	

WLAN/BT POWER

WLAN/BT BASEBAND



RF GUYS HATE MULTIPLE GROUND PLANES
WE HAVE 500MILIAMP BURST RETURN CURRENTS TO BATTERY
GET RFDESIGN OK FOR ANY SEPARATION


BOOTSTRAPPING OPTIONS

GPIO6	SDIO_DATA2	SDIO_DATA1	MODE	DEF.ARM STATE
0	X	X	SDIO	RESET
1	0	X	GSPI	RESET
1	1	0	HSIC	RUNNING
1	1	1	BOOTLOADERLESS HSIC	RUNNING


ALTERNATE PARTS AVAILABLE:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180548	31180398	ANDGATE_TI	U8	TI
15580657	15580537	FERRITE_TY	FL2,FL4	TAIYO YUDEN
15580337	15580444	FERRITE_TDK	FL6,FL9	TDK

SUPPLY FILTERING




HSIC READY KLUDGE




DEVICE READY DE-ASSERTS WHEN:
WLAN RESET FALLS
SW-DEFINED GPIO2 FALLS

PULL-UP/DOWN RESISTORS



BOOTSTRAP RESISTORS




PAGE TITLE		WLAN BB & POWER	
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	61 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	31 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

RF I/O PLAN


RF_SW_CTRL_0: 2G_CTRL_BT
 RF_SW_CTRL_1: 2G_CTRL_RX
 RF_SW_CTRL_2: 2G_CTRL_TX
 RF_SW_CTRL_3: 2G_CTRL_PA_EN
 RF_SW_CTRL_4: 5G_CTRL_RX
 RF_SW_CTRL_5: 5G_CTRL_TX
 RF_SW_CTRL_6: 5G_CTRL_LNA_EN
 RF_SW_CTRL_7: 5G_CTRL_PA_EN

WLAN TRANSCEIVER



2.4GHZ TX


2.4GHZ RX + T/R SWITCH



2.4GHZ/5GHZ DIPLEXER

CONDUCTED TEST PORT

ANTENNA CONNECTOR




PAGE TITLE WLAN 2.4GHZ AND ANT		
Apple Inc.		DRAWING NUMBER 051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.0.0
PAGE 62 OF 157		BRANCH
SHEET 32 OF 48		SIZE D


5GHZ FRONT-END CONTROL

VCRL1	VCTL2	PA_EN	LNA_EN	MODE
1	0	0	1	RX SUPERBYPASS MODE -- 26DB GAIN STEP
0	1	0	1	RX
1	0	1	0	TX


5GHZ LNA




5GHZ BPF



5GHZ T/R SWITCH



5GHZ PA





TEST POINTS

TEST AND PROBE POINTS

TP1 WLAN ENABLE	TP21 BT RESET N	TP15 BATT VCC
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP7 WLAN GPIO0	TP-P6 BT UART TXD	TP16 BATT VDD 4330
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP3 WLAN GPIO1	TP27 BT UART RXD	TP17 VDD IO 1V8
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP4 WLAN GPIO2	TP28 BT UART RTS N	TP18 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP5 WLAN GPIO3	TP29 BT UART CTS N	TP19 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP10 WLAN GPIO4	TP8 BT HOST WAKE	TP-P6 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP31 BT WAKE
TP61 CLK32K	TP-P6 NOSTUFF	TP-P6 NOSTUFF
PP29 F4MM HSIC DATA 4330		
PP30 F4MM HSIC STROBE 4330		

PAGE TITLE		
WLAN 5GHZ AND TEST POINTS		
Apple Inc.	DRAWING NUMBER	SIZE
	051-8773	D
	REVISION	
	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
	PAGE	
	63 OF 157	
	SHEET	
	33 OF 48	










PAGE TITLE		SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
POWER: BATTERY CONNECTOR					
 Apple Inc.		DRAWING NUMBER	051-8773	SIZE	D
		REVISION	10.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE	75 OF 157	
			SHEET	34 OF 48	

POWER CONN / ALIAS

LDO RAILS PROGRAMMABLE ON/OFF

BUCK RAILS


CHARGER MAIN



PAGE TITLE		SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
POWER ALIASES			DRAWING NUMBER	051-8773	SIZE
Apple Inc.			REVISION	10.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			80 OF 157		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			35 OF 48		
IV ALL RIGHTS RESERVED					

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780392	19780299	?	Y8138	RADAR:8788152
15281452	15281292	?	L8128	RADAR:8376462

ALTERNATE FOUNDRY



MOSFET	FDMC6676BZ
CHANNEL	P-TYPE
RDS(ON)	27 MOHM @-4.5V
IMAX	6.9 A
VGS MAX	+/- 25V

NOTE: FOR NO BATTERY SITUATION

VCC MAIN BYPASS
TOTAL CAPS = ~400UF
(DISTRIBUTED AND NO DE-RATING)

(PLACE ONE 10UF CAP AT EACH VDD INPUT)

CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL	CRITICAL
C8166	C8165	C8154	C8155	C8156	C8157	C8158	C8159	C8160	C8161	C8162	C8130	C8131	C8163	C8164	C8142	C8143	C8144	C8145	C8146
150UF	150UF	10UF	10UF	10UF	10UF	10UF	10UF	10UF	10UF	10UF	10UF	10UF	18PF	18PF	10UF	10UF	10UF	10UF	10UF
208	208	208	208	208	208	208	208	208	208	208	208	208	208	208	208	208	208	208	208
6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V	6.3V
X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R	X5R
0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1	0402-1

NOTE: CONCERNED ABOUT ESR > 20MOHM
NOTE: CHANGE SOME 1UF TO 4.7UF

POWER: AMELIA PMU

Apple Inc.

DRAWING NUMBER: 051-8773

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE: 81 OF 157

SHEET: 36 OF 48




SYNC MASTER=MLB		SYNC DATE=01/14/2011	
PAGE TITLE			
POWER: AMELIA PMU			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		82 OF 157	
		SHEET	
		37 OF 48	



SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
POWER: AMELIA VSS			
		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	83 OF 157
		SHEET	38 OF 48

DEBUG RESET ACCESS

PLACE OUTSIDE OF CAN



SYNC MASTER=ALEX		SYNC DATE=10/04/2010	
PAGE TITLE DEBUG AND MISC			
		DRAWING NUMBER 051-8773	SIZE D
		REVISION 10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 48	
IV ALL RIGHTS RESERVED			

8

7

6

5

4




3

2

1

PLATED THROUGH HOLES

DRILL SIZE: 1.1MM X 0.4MM
PLATING SIZE: 1.4MM X 0.7MM



PROBE POINTS

- PP0
P4MM
SK
1 CODEC_LINE_OUT_REF 19 21
- PP1
P4MM
SK
1 CODEC_LINE_OUT_R 19 21
- PP2
P4MM
SK
1 AUD_SPKR_AMP2_PBUS 20
- PP3
P4MM
SK
1 AUD_SPKR_AMP1_PBUS 20
- PP4
P4MM
SK
1 CODEC_LINE_OUT_L 19 21
- PP5
P4MM
SK
1 DDR0_DQS_P<0> 8 13 44
- PP6
P4MM
SK
1 DDR0_DQ<0> 8 13 44
- PP7
P4MM
SK
1 DDR0_DQS_N<0> 8 13 44
- PP8
P4MM
SK
1 DDR0_DQS_N<1> 8 13 44
- PP9
P4MM
SK
1 DDR0_DQ<14> 8 13 44
- PP10
P4MM
SK
1 HSI_C1_WLAN_DATA1 4 15 42
- PP11
P4MM
SK
1 HSI_C1_WLAN_STB1 4 15 42
- PP12
P4MM
SK
1 Z1_BON_L<5> 17 18
- PP13
P4MM
SK
1 Z1_B_ADR<2> 17 18
- PP14
P4MM
SK
1 Z1_B_ADR<1> 17 18
- PP15
P4MM
SK
1 Z1_B_ADR<0> 17 18
- PP16
P4MM
SK
1 Z1_MISO 17 18
- PP17
P4MM
SK
1 Z1_BON_L<4> 17 18
- PP18
P4MM
SK
1 PP1V7_VA_VCP 35 36 45
- PP19
P4MM
SK
1 CONN_AUD_HEADSET_CHS_RET2 23 24
- PP20
P4MM
SK
1 CONN_AUD_HEADSET_CHS_MIC2 23 24
- PP21
P4MM
SK
1 CONN_AUD_HEADSET_DET 23 24
- PP22
P4MM
SK
1 AUD_HP1_DET_H 23
- PP23
P4MM
SK
1 AUD_HS_MIC2_RET 22 23
- PP24
P4MM
SK
1 AUD_HS_MIC1_HI 22 23
- PP25
P4MM
SK
1 AUD_HS_MIC1_RET 22 23
- PP26
P4MM
SK
1 AUD_HS_MIC2_HI 22 23

SYNC MASTER=ALEX		SYNC DATE=10/04/2010	
FCT/ICT TEST/BRACKETS			
	Apple Inc.		DRAWING NUMBER 051-8773
			REVISION 10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH
			PAGE 93 OF 157
			SHEET 40 OF 48

MLB CONSTRAINTS

BOARD LAYERS		BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP	ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA06-06		MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES

45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	ISL1, ISL12	Y	0.110 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL5, ISL8	Y	0.077 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL3	Y	0.055 MM	0.050 MM	3.0 MM		
45_OHM_SE	*	N	0.055 MM	0.050 MM	3.0 MM		

50 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	ISL1, ISL12	Y	0.088 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL3	Y	0.050 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL5, ISL8	Y	0.062 MM	0.050 MM	3.0 MM		
50_OHM_SE	*	N	0.050 MM	0.050 MM	3.0 MM		

DIFFERENTIAL PAIR PHYSICAL RULES

90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.110 MM	0.110 MM
90_OHM_DIFF	ISL3	Y	0.051 MM	0.051 MM	=STANDARD	0.120 MM	0.120 MM
90_OHM_DIFF	ISL5, ISL8	Y	0.072 MM	0.075 MM	=STANDARD	0.120 MM	0.120 MM

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.3 MM	0.19MM	10 MM	0.08 MM	0.08 MM
LED	*	Y	0.2 MM	0.10MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.057 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.086 MM	?
2:1_SPACING	*	0.114 MM	?
2.5:1_SPACING	*	0.143 MM	?
3:1_SPACING	*	0.171 MM	?
4:1_SPACING	*	0.228 MM	?
5:1_SPACING	*	0.285 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?

*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	900
GND_P1SPACING	*	0.1 MM	950
SWITCHNODE	*	0.5 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

POWER

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.25 MM	10.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	10.0 MM		

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
PWR	*	*	PWR_P1SPACING
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
LED	*	*	3:1_SPACING

NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
CONSTRAINTS: MLB RULES			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		BRANCH	
10.0.0			
PAGE		SHEET	
150 OF 157		41 OF 48	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Clock Signal Constraints

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: CLK_50S, *, 50_OHM_SE

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: CLK, *, *, 5:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like CLK_32K_PMU, CLK_32K_WLAN, etc.

UART

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: UART_50S, *, 50_OHM_SE

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: UART, *, *, 3:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like UART0 AP_RXD, UART0 AP_TXD, etc.

SPI

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: SPI_50S, *, 45_OHM_SE

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: SPI, *, *, 2:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like SPI1 GRAPE MISO, SPI1 GRAPE MOSI, etc.

DWI

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: DWI, *, *, 2:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like DWI AP CLK, DWI AP DI, etc.

JTAG

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: JTAG, *, *, 2:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like JTAG AP TCK, JTAG AP TMS, etc.

I2C

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: I2C_50S, *, 50_OHM_SE

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: I2C, *, *, 1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like I2C1_SDA_1V8, I2C1_SCL_1V8, etc.

XTAL

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: CRYSTAL, *, *, 5:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like XTAL 24M_I, XTAL 24M_O, etc.

I2S

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: I2S_90S, *, 45_OHM_SE

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: I2S, *, *, 3:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like I2S0 ASP BCLK, I2S0 ASP LRCK, etc.

USB

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: USB_90D, *, 90_OHM_DIFF

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: USB, *, *, 5:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like USB_DK_D0_P, USB_DK_D0_N, USB_BB_D_P, etc.

HSIC

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: HSIC, *, 50_OHM_SE

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: HSIC, *, *, 5:1_SPACING

ELECTRICAL_CONSTRAINT_SET table listing constraints for various net types like HSIC0_BB_DATA1, HSIC0_BB_STB1, HSIC1_WLAN_DATA1, etc.

CONSTRAINTS: LOW SPEED BUS

Apple Inc. logo and revision information: 051-8773, 10.0.0, 151 OF 157 SHEET, 42 OF 48

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

ANALOG VIDEO CONSTRAINTS

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for VID_50S.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes rows for ANALOG_VIDEO.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists constraints like DAC AP OUT1, BUF C Y, VIDEO EMI CVBS PB.

MIPI

Table with 4 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes rows for MIPI_90D.

Large table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various MIPI constraints such as MIPI0C AP CLK P, MIPI0C CAM DATA P, and MIPI1C AP DATA P.

DISPLAYPORT

Table with 6 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes rows for DP_90D and DP_50S.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for DP.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists numerous DISPLAYPORT constraints like DP AP AUX N, DP AP TX N<0>, DP EMI TX N<0>, DP PT DK CON AUX N.

BACKLIGHT

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes row for LED.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for LED.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists backlight constraints like LED IO1 A R, LED IO1 B R, LED IO2 A R, etc.

EMBEDDED DISPLAYPORT

Table with 6 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes row for EDP_90D.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for EDP.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists numerous EMBEDDED DISPLAYPORT constraints like EDP AP AUX N, EDP AP TX N<0>, EDP EMI TX N<0>, EDP DATA CONN N.

AUDIO/SPEAKER

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes rows for AUDIO and SPEAKER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for AUDIO.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various AUDIO/SPEAKER constraints like LEFT CH OUT P, MAX983X4 L IN N, RIGHT CH OUT P, EXT MIC P, etc.

Metadata section including SYNC MASTER=MIKE, SYNC DATE=01/21/2011, TITLE: CONSTRAINTS: DISPLAY/AUDIO, Apple Inc. logo, drawing number 051-8773, revision 10.0.0, and notice of proprietary property.

DDR

Table with columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: DDR_50S, *, 50_OHM_SE

Table with columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: DDR, *, 3:1_SPACING

Table with columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: DDR_90D, *, 90_OHM_DIFF

Large table with columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE (PHYSICAL, SPACING), and constraint details. Rows include DDR_50S, DDR_90D, DDR3, and DDR2 constraints.

NAND

Table with columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row: NAND_50S, *, 50_OHM_SE

Table with columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: NAND, *, 2:1_SPACING

Large table with columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE (PHYSICAL, SPACING), and constraint details. Rows include NAND_50S and NAND DEV constraints.

NAND DEV

Large table with columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE (PHYSICAL, SPACING), and constraint details. Rows include NAND_50S and NAND DEV constraints.

DDR VREF

Table with columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: VREF, *, 5:1_SPACING

Table with columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE (PHYSICAL, SPACING), and constraint details. Rows include PPVREF constraints for DDR0, DDR1, and DDR3.

Metadata block containing: SYNC MASTER=MIKE, SYNC DATE=01/21/2011, Apple Inc. logo, DRAWING NUMBER 051-8773, REVISION 10.0.0, and NOTICE OF PROPRIETARY PROPERTY.

D

D

C

C

B

B

A

A

PWR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PWR	*	PWR_PMU

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PWR	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
H255	3.0V	PP_PWR	PWR	MT 3V3 INT 18 45
H256	1.8V	PP_PWR	PWR	Z1 1V8 OUT 18
H257	1.8V	PP_PWR	PWR	Z2 VDDCORE 18
H258	1.8V	PP_PWR	PWR	Z2 VDDANA 18
H259	1.8V	PP_PWR	PWR	Z2 3V3 1V8 IN 18

VOLTAGE	NET_TYPE			
	PHYSICAL	SPACING		
H260	3.3V	PP_PWR	PWR	ACC_PT_DK_CON_PP3V3 27 29
H261		PP_PWR	PWR	BUCK0_FB 36
H262		PP_PWR	PWR	BUCK0_LXL 36
H263		PP_PWR	PWR	BUCK0_LXM 36
H264		PP_PWR	PWR	BUCK2_FB 36
H265		PP_PWR	PWR	BUCK2_LXL 36
H266		PP_PWR	PWR	BUCK2_LXM 36
H267		PP_PWR	PWR	BUCK2_LXR 36
H268		PP_PWR	PWR	BUCK3_FB 36
H269		PP_PWR	PWR	BUCK3_LXL 36
H270		PP_PWR	PWR	BUCK3_LXM 36
H271		PP_PWR	PWR	BUCK4_FB 36
H272		PP_PWR	PWR	BUCK4_LXL 36
H273		PP_PWR	PWR	BUCK4_LXM 36
H274		PP_PWR	PWR	BUCK5_FB 36
H275		PP_PWR	PWR	BUCK5_LX 36
H276	0.4V	PP_PWR	PWR	PP0V4_MIPI0D 7
H277	0.4V	PP_PWR	PWR	PP0V4_MIPI1D 7
H278	1.1V	PP_PWR	PWR	PP1V1 35 36
H279	1.2V	PP_PWR	PWR	PP1V2 35 36
H280	1.1V	PP_PWR	PWR	PP1V8 35 36
H281	1.1V	PP_PWR	PWR	PP1V1_MIPID_PLL_F 4
H282	1.1V	PP_PWR	PWR	PP1V1_PL0_F 4
H283	1.1V	PP_PWR	PWR	PP1V1_PL1_F 4
H284	1.1V	PP_PWR	PWR	PP1V1_PL2_F 4
H285	1.1V	PP_PWR	PWR	PP1V1_PL3_F 4
H286	1.1V	PP_PWR	PWR	PP1V1_PL4_F 4
H287	1.1V	PP_PWR	PWR	PP1V1_PL5_F 4
H288	1.1V	PP_PWR	PWR	PP1V1_PLL_USB_F 4
H289	1.25V	PP_PWR	PWR	PP1V25_CPU 35 36
H290	1.2V	PP_PWR	PWR	PP1V2_S2R 35 36
H291	1.2V	PP_PWR	PWR	PP1V2_SOC 35 36
H292	1.7V	PP_PWR	PWR	PP1V7_VA_VCP 35 36 40
H293	1.8V	PP_PWR	PWR	PP1V8_ALWAYS 35 36
H294	1.8V	PP_PWR	PWR	PP1V8_DP_AVDD_AUX 7
H295	1.8V	PP_PWR	PWR	PP1V8_EDP_AVDD_AUX 7
H296	1.8V	PP_PWR	PWR	PP1V8_GRAPE 35 36
H297	1.8V	PP_PWR	PWR	PP1V8_S2R 35 36
H298	1.8V	PP_PWR	PWR	PP1V8_SENSOR_FLT 24 26
H299	1.8V	PP_PWR	PWR	PP1V8_VDDA18_TS 5
H300	2.85V	PP_PWR	PWR	PP2V85_CAM 35 36
H301	2.85V	PP_PWR	PWR	PP2V85_CAM_FLT 24 26
H302	3.0V	PP_PWR	PWR	PP3V0_GRAPE 35 36
H303	3.0V	PP_PWR	PWR	PP3V0_IO 35 36
H304	3.0V	PP_PWR	PWR	PP3V0_OPTICAL 35 36
H305	3.0V	PP_PWR	PWR	PP3V0_S2R_HALL 35 36
H306	3.0V	PP_PWR	PWR	PP3V0_S2R_HALL_FLT 24 26
H307	3.0V	PP_PWR	PWR	PP3V0_SENSOR_FLT 10 24 26
H308	3.0V	PP_PWR	PWR	PP3V0_VIDEO 35 36
H309	3.0V	PP_PWR	PWR	PP3V0_VIDEO_BUF 35 36
H310	3.2V	PP_PWR	PWR	PP3V2_LDO5 35 36
H311	3.2V	PP_PWR	PWR	PP3V2_S2R_USBMUX 35 36
H312	3.3V	PP_PWR	PWR	PP3V3_ACC 35 36
H313	3.3V	PP_PWR	PWR	PP3V3_LCDVDD_SW_F 16
H314	3.3V	PP_PWR	PWR	PP3V3_OUT 35 36
H315	3.3V	PP_PWR	PWR	PP3V3_S0_LCD_FERR 16
H316	5.25V	PP_PWR	PWR	PP5V25_VLCM2 35 37
H317	6.0V	PP_PWR	PWR	PP6V0_LCM_HI 37
H318	6.0V	PP_PWR	PWR	PP6V0_LCM_VBOOST 37
H319	4.2V	PPWR500	PWR	PPBATT_VCC 35 36 39
H320	1.8V	PP_PWR	PWR	PPIO_NAND_H4 6 9
H321	20.4V	PP_PWR	PWR	PPLED_BACK_REG_A 16
H322	20.4V	PP_PWR	PWR	PPLED_BACK_REG_B 16
H323	20.4V	PP_PWR	PWR	PPLED_OUT_A 35 37
H324	20.4V	PP_PWR	PWR	PPLED_OUT_B 35 37
H325	6.0V	PP_PWR	PWR	PPVBUS_PROT 36
H326	6.0V	PP_PWR	PWR	PPVBUS_USB 4 36
H327	6.0V	PP_PWR	PWR	PPVBUS_USB_DCIN 35 36
H328	5.0V	PP_PWR	PWR	PPVBUS_USB_PT_DK_CON 27 29
H329	1.8V	PP_PWR	PWR	PPVCCO_NAND 12
H330	4.7V	PP_PWR	PWR	PPVCC_MAIN 35 36 37
H331	0.6V	PP_PWR	PWR	PPVREF_DDR0_CA 13 44
H332	0.6V	PP_PWR	PWR	PPVREF_DDR0_DO 13 44
H333	0.6V	PP_PWR	PWR	PPVREF_DDR0_DO_H4 8
H334	0.6V	PP_PWR	PWR	PPVREF_DDR1_CA 13 44
H335	0.6V	PP_PWR	PWR	PPVREF_DDR1_DO 13 44
H336	0.6V	PP_PWR	PWR	PPVREF_DDR1_DO_H4 8
H337	0.6V	PP_PWR	PWR	PPVREF_DDR2_CA 14
H338	0.6V	PP_PWR	PWR	PPVREF_DDR2_DO 14
H339	0.6V	PP_PWR	PWR	PPVREF_DDR2_DO_H4 8
H340	0.6V	PP_PWR	PWR	PPVREF_DDR3_CA 14
H341	0.6V	PP_PWR	PWR	PPVREF_DDR3_DO 14
H342	0.6V	PP_PWR	PWR	PPVREF_DDR3_DO_H4 8
H343	4.6V	PP_PWR	PWR	BATT_POS_RC 36
H344	1.8V	PP_PWR	PWR	PP18V_GRAPE 17
H345	1.8V	PP_PWR	PWR	PP18V_R_GRAPE 17
H346		PP_PWR	PWR	DAC_AP_VREF 7
H347	3.3V	PP_PWR	PWR	PPVDDI_NAND_U1400 12
H348		PP_PWR	PWR	VR_BOOST_SW 17
H349		PP_PWR	PWR	VR_BOOST_L 17
H350	3.0V	PP_PWR	PWR	MT_3V3_INT 18 45

GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND_PH	*	GND

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
H351	GND	GND	GND	
H352	GND	GND	VOLTAGE=0V	GND_AUDIO_CODEC 19 21
H353	GND	GND	VOLTAGE=0V	GND_AUDIO_HP_AMP 19 21 22
H354	GND	GND	VOLTAGE=0V	GND_AUDIO_PT_DK 21 27
H355	GND	GND	VOLTAGE=0V	GND_SPKR_AMP1 20
H356	GND	GND	VOLTAGE=0V	GND_SPKR_AMP2 20
H357	GND	GND	VOLTAGE=0V	GND_PMU
H358	GND	GND		AGND
H359	GND	GND		AGND_U3000 17

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
H360		RST	RST	BB_TRST_L
H361		RST	RST	DBG_RST
H362		RST	RST	DEBUG_RST_L
H363		RST	RST	GSM_TXBURST_IND 5 15 30
H364		RST	RST	JTAG_AP_TRST_L 4 10 42
H365		RST	RST	RST_AP_IV8_L 4
H366		RST	RST	RST_AP_L 4 27 30 37
H367		RST	RST	RST_BB_L 5 30
H368		RST	RST	RST_BB_PMU_L 10 37
H369		RST	RST	RST_BT_L 15 37
H370		RST	RST	RST_DET_L 5 30
H371		GRAPE		RST_GRAPE_L 4 17
H372		RST	RST	RST_L63_L 19 37
H373		RST	RST	RST_PMU_IN 4 37
H374		RST	RST	RST_WLAN_L 15 37
H375		RST	RST	SIMCRD_RST
H376		RST	RST	TP_WLAN_TRST_L
H377		RST	RST	UD881_RST
H378		RST	RST	UD882_RST

SYNC MASTER=MIKE SYNC DATE=01/21/2011

DRAWING NUMBER		051-8773	SIZE	D
REVISION		10.0.0		
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

154 OF 157 SHEETS
45 OF 48

SNS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SNS	*	*	311_SPACING


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_90D	*	90_OHM_DIFF

1E10 NC HSIC0_DATA2 NO_TEST=TRUE 4 42
 1E11 NC HSIC0_STB2 NO_TEST=TRUE 4 42
 1E12 NC HSIC1_DATA2 NO_TEST=TRUE 4 42
 1E13 NC HSIC1_STB2 NO_TEST=TRUE 4 42
 1E14 NC JTAG_AP_TRICK NO_TEST=TRUE 4
 1E15 NC USB_D1_P NO_TEST=TRUE 4 42
 1E16 NC USB_D1_N NO_TEST=TRUE 4 42
 1E17 NC USB11_D1_P NO_TEST=TRUE 4 42
 1E18 NC USB11_D1_N NO_TEST=TRUE 4 42
 1E19 NC_USB_ANALOGTEST0 NO_TEST=TRUE 4
 1E20 NC_USB_ANALOGTEST1 NO_TEST=TRUE 4
 1E21 NC_USB_ID0 NO_TEST=TRUE 4
 1E22 NC_USB_ID1 NO_TEST=TRUE 4
 1E23 NC_USB_BRICKID1 NO_TEST=TRUE 4
 1E24 NC_I2S1_MCK NO_TEST=TRUE 5
 1E25 NC_I2S1_BCLK NO_TEST=TRUE 5
 1E26 NC_I2S1_LBCK NO_TEST=TRUE 5
 1E27 NC_I2S1_DIN NO_TEST=TRUE 5
 1E28 NC_I2S1_DOUT NO_TEST=TRUE 5
 1E29 NC_I2S2_MCK NO_TEST=TRUE 5
 1E30 NC_I2S3_MCK NO_TEST=TRUE 5
 1E31 NC_AP_GPIO216 NO_TEST=TRUE 5
 1E32 NC_SPI_FLASH_CS_L NO_TEST=TRUE 5
 1E33 NC_SMI_AP NO_TEST=TRUE 5
 1E34 NC_SDIO0_WL_CLK NO_TEST=TRUE 5
 1E35 NC_SDIO0_WL_CMD NO_TEST=TRUE 5
 1E36 NC_SDIO0_WL_DATA<0> NO_TEST=TRUE 5
 1E37 NC_SDIO0_WL_DATA<1> NO_TEST=TRUE 5
 1E38 NC_SDIO0_WL_DATA<2> NO_TEST=TRUE 5
 1E39 NC_SDIO0_WL_DATA<3> NO_TEST=TRUE 5
 1E40 NC_SPI3_MISO NO_TEST=TRUE 5
 1E41 NC_SPI3_MOSI NO_TEST=TRUE 5
 1E42 NC_SPI3_SCLK NO_TEST=TRUE 5
 1E43 NC_SPI3_CS_L NO_TEST=TRUE 5
 1E44 NC_AP_GPIO3 NO_TEST=TRUE 5
 1E45 NC_AP_GPIO7 NO_TEST=TRUE 5
 1E46 NC_AP_GPIO8 NO_TEST=TRUE 5
 1E47 NC_AP_GPIO11 NO_TEST=TRUE 5
 1E48 NC_AP_GPIO13 NO_TEST=TRUE 5
 1E49 NC_BOARD_ID_3 NO_TEST=TRUE 5
 1E50 NC_AP_GPIO19 NO_TEST=TRUE 5
 1E51 NC_AP_GPIO31 NO_TEST=TRUE 5
 1E52 NC_AP_GPIO35 NO_TEST=TRUE 5
 1E53 NC_AP_GPIO2V1 NO_TEST=TRUE 5
 1E54 NC_AP_GPIO185 NO_TEST=TRUE 5
 1E55 NC_AP_GPIO186 NO_TEST=TRUE 5
 1E56 NC_UART2_RXD NO_TEST=TRUE 5
 1E57 NC_UART2_TXD NO_TEST=TRUE 5
 1E58 NC_UART4_CTS_L NO_TEST=TRUE 5
 1E59 NC_UART4_RTS_L NO_TEST=TRUE 5
 1E60 NC_UART4_RXD NO_TEST=TRUE 5
 1E61 NC_UART4_TXD NO_TEST=TRUE 5
 1E62 NC_UART6_CTSN NO_TEST=TRUE 5
 1E63 NC_UART6_RTSN NO_TEST=TRUE 5

1E14 NC_FMI0_CE2_L NO_TEST=TRUE 6
 1E15 NC_FMI0_CE3_L NO_TEST=TRUE 6
 1E16 NC_FMI0_CE4_L NO_TEST=TRUE 6
 1E17 NC_FMI0_CE5_L NO_TEST=TRUE 6
 1E18 NC_FMI0_CE6_L NO_TEST=TRUE 6
 1E19 NC_FMI0_CE7_L NO_TEST=TRUE 6
 1E20 NC_FMI1_CE2_L NO_TEST=TRUE 6
 1E21 NC_FMI1_CE3_L NO_TEST=TRUE 6
 1E22 NC_FMI1_CE4_L NO_TEST=TRUE 6
 1E23 NC_FMI1_CE5_L NO_TEST=TRUE 6
 1E24 NC_FMI1_CE6_L NO_TEST=TRUE 6
 1E25 NC_FMI1_CE7_L NO_TEST=TRUE 6
 1E26 NC_FMI2_CE1_L NO_TEST=TRUE 6
 1E27 NC_FMI2_CE2_L NO_TEST=TRUE 6
 1E28 NC_FMI2_CE3_L NO_TEST=TRUE 6
 1E29 NC_FMI2_CE5_L NO_TEST=TRUE 6
 1E30 NC_FMI2_AD<0> NO_TEST=TRUE 6
 1E31 NC_FMI2_AD<1> NO_TEST=TRUE 6
 1E32 NC_FMI2_AD<2> NO_TEST=TRUE 6
 1E33 NC_FMI2_AD<3> NO_TEST=TRUE 6
 1E34 NC_FMI2_AD<4> NO_TEST=TRUE 6
 1E35 NC_FMI2_AD<5> NO_TEST=TRUE 6
 1E36 NC_FMI2_AD<6> NO_TEST=TRUE 6
 1E37 NC_FMI2_AD<7> NO_TEST=TRUE 6
 1E38 NC_FMI2_ALE NO_TEST=TRUE 6
 1E39 NC_FMI2_CLE NO_TEST=TRUE 6
 1E40 NC_FMI2_WE_L NO_TEST=TRUE 6
 1E41 NC_FMI2_RE_L NO_TEST=TRUE 6
 1E42 NC_FMI2_DQS NO_TEST=TRUE 6
 1E43 NC_FMI3_CE0_L NO_TEST=TRUE 6
 1E44 NC_FMI3_CE1_L NO_TEST=TRUE 6
 1E45 NC_FMI3_CE2_L NO_TEST=TRUE 6
 1E46 NC_FMI3_CE3_L NO_TEST=TRUE 6
 1E47 NC_FMI3_CE4_L NO_TEST=TRUE 6
 1E48 NC_FMI3_CE5_L NO_TEST=TRUE 6
 1E49 NC_FMI3_CE6_L NO_TEST=TRUE 6
 1E50 NC_FMI3_CE7_L NO_TEST=TRUE 6
 1E51 NC_FMI3_AD<0> NO_TEST=TRUE 6
 1E52 NC_FMI3_AD<1> NO_TEST=TRUE 6
 1E53 NC_FMI3_AD<2> NO_TEST=TRUE 6
 1E54 NC_FMI3_AD<3> NO_TEST=TRUE 6
 1E55 NC_FMI3_AD<4> NO_TEST=TRUE 6
 1E56 NC_FMI3_AD<5> NO_TEST=TRUE 6
 1E57 NC_FMI3_AD<6> NO_TEST=TRUE 6
 1E58 NC_FMI3_AD<7> NO_TEST=TRUE 6
 1E59 NC_FMI3_ALE NO_TEST=TRUE 6
 1E60 NC_FMI3_CLE NO_TEST=TRUE 6
 1E61 NC_FMI3_WE_L NO_TEST=TRUE 6
 1E62 NC_FMI3_RE_L NO_TEST=TRUE 6
 1E63 NC_FMI3_DQS NO_TEST=TRUE 6
 1E64 NC_MIPI_VSYNC_H4 NO_TEST=TRUE 7
 1E65 NC_MIPI0C_AP_DATA_P<2> NO_TEST=TRUE 7 43
 1E66 NC_MIPI0C_AP_DATA_N<2> NO_TEST=TRUE 7 43
 1E67 NC_MIPI0C_AP_DATA_P<3> NO_TEST=TRUE 7 43
 1E68 NC_MIPI0C_AP_DATA_N<3> NO_TEST=TRUE 7 43
 1E69 NC_MIPI1C_AP_DATA_P<1> NO_TEST=TRUE 7 43
 1E70 NC_MIPI1C_AP_DATA_N<1> NO_TEST=TRUE 7 43
 1E71 NC_ISP_AP_1_FLASH NO_TEST=TRUE 7
 1E72 NC_ISP_AP_1_PRE_FLASH NO_TEST=TRUE 7

1E10 NC_DDR0_CKE<1> NO_TEST=TRUE 8
 1E11 NC_DDR1_CKE<1> NO_TEST=TRUE 8
 1E12 NC_DDR2_CKE<1> NO_TEST=TRUE 8
 1E13 NC_DDR3_CKE<1> NO_TEST=TRUE 8
 1E14 NC_DDR0_CSN<1> NO_TEST=TRUE 8
 1E15 NC_DDR1_CSN<1> NO_TEST=TRUE 8
 1E16 NC_DDR2_CSN<1> NO_TEST=TRUE 8
 1E17 NC_DDR3_CSN<1> NO_TEST=TRUE 8
 1E18 NC_PMU_VBUCK0_SW0_G NO_TEST=TRUE 36
 1E19 NC_PMU_VBUCK0_SW0_S NO_TEST=TRUE 36
 1E20 NC_VBUS_A_OV_L NO_TEST=TRUE 36
 1E21 NC_BOARD_TEMP7 NO_TEST=TRUE 37
 1E22 NC_BOARD_TEMP8 NO_TEST=TRUE 37
 1E23 NC_PMU_GPIO12 NO_TEST=TRUE 37
 1E24 NC_PMU_GPIO13 NO_TEST=TRUE 37
 1E25 NC_PMU_GPIO16 NO_TEST=TRUE 37
 1E26 NC_PMU_GPIO17 NO_TEST=TRUE 37
 1E27 NC_PMU_AMUX_A0 NO_TEST=TRUE 37
 1E28 NC_PMU_AMUX_A1 NO_TEST=TRUE 37
 1E29 NC_PMU_AMUX_A2 NO_TEST=TRUE 37
 1E30 NC_PMU_AMUX_A3 NO_TEST=TRUE 37
 1E31 NC_PMU_AMUX_AY NO_TEST=TRUE 37
 1E32 NC_PMU_AMUX_B0 NO_TEST=TRUE 37
 1E33 NC_PMU_AMUX_B1 NO_TEST=TRUE 37
 1E34 NC_PMU_AMUX_B2 NO_TEST=TRUE 37
 1E35 NC_PMU_AMUX_B3 NO_TEST=TRUE 37
 1E36 NC_PMU_AMUX_BY NO_TEST=TRUE 37

1E20 NC_BON_L1 NO_TEST=TRUE 18
 1E21 NC_BON_L3 NO_TEST=TRUE 18
 1E22 NC_BON_L5 NO_TEST=TRUE 18
 1E23 NC_EAROUT_AP NO_TEST=TRUE 19
 1E24 NC_EAROUT_AN NO_TEST=TRUE 19
 1E25 NC_LINE_IN1_CODEEC NO_TEST=TRUE 19
 1E26 NC_LINE_IN1_REF_CODEEC NO_TEST=TRUE 19
 1E27 NC_LINE_IN2_CODEEC NO_TEST=TRUE 19
 1E28 NC_LINE_IN2_REF_CODEEC NO_TEST=TRUE 19
 1E29 NC_MIC1_BIAS_CODEEC NO_TEST=TRUE 19
 1E30 NC_MIC1P_CODEEC NO_TEST=TRUE 19
 1E31 NC_MIC1N_CODEEC NO_TEST=TRUE 19
 1E32 NC_MIC1_FILT_CODEEC NO_TEST=TRUE 19
 1E33 NC_D5703_6 NO_TEST=TRUE
 1E34 NC_D5700_6 NO_TEST=TRUE
 1E35 NC_D5701_6 NO_TEST=TRUE
 1E36 NC_D5702_6 NO_TEST=TRUE
 1E37 NC_LCM2_EN NO_TEST=TRUE 37
 1E38 NC_VLCM1 NO_TEST=TRUE 37

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
CONSTRAINTS: DEBUG			
 Apple Inc.	DRAWING NUMBER	051-8773	SIZE D
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		155 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 48	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
FUNC TEST POINTS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	156 OF 157
		SHEET	47 OF 48

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
FUNC TEST POINTS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	157 OF 157
		SHEET	48 OF 48