

# SANTANA - M51 MLB

PVT REV A - 08/04/06

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
A		453469	PRODUCTION RELEASED	08/04/06	06/22/04

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

PDF	CSA	CONTENTS	MASTER	DATE
2	2	System Block Diagram	M51_PAUL	08/04/2006
3	3	Power Block Diagram	M51_PAUL	08/04/2006
4	4	BOM Config	M51_DAVE (MASTER)	
5	5	FUNC TEST 1 OF 2	M51_HENRY	08/04/2006
6	6	POWER CONN / MISC	M51_PAUL	08/04/2006
7	7	CPU 1 OF 2-FSB	M50_HENRY	08/04/2006
8	8	CPU 2 OF 2-PWR/GND	M50_HENRY	08/04/2006
9	9	CPU DECAPS & VID<>	M51_HENRY	08/04/2006
10	10	ASIC TEMP SENSORS	M51_DAVE (MASTER)	
11	11	CPU ITP700FLEX DEBUG	M50_HENRY	08/04/2006
12	12	NB CPU Interface	M50_HENRY	08/04/2006
13	13	NB PEG / Video Interfaces	M50_HENRY	08/04/2006
14	14	NB Misc Interfaces	M50_HENRY	08/04/2006
15	15	NB DDR2 Interfaces	M50_HENRY	08/04/2006
16	16	NB Power 1	M51_HENRY	08/04/2006
17	17	NB Power 2	M51_HENRY	08/04/2006
18	18	NB Grounds	M50_HENRY	08/04/2006
19	19	NB (GM) Decoupling	M51_DAVE (MASTER)	
20	20	NB Config Straps	M50_HENRY	08/04/2006
21	21	SB: 1 OF 4	M50_DOUG	08/04/2006
22	22	SB: 2 OF 4	M51_DOUG	08/04/2006
23	23	SB: 3 OF 4	M51_DOUG	08/04/2006
24	24	SB: 4 OF 4	M50_DOUG	08/04/2006
25	25	SB: DECOUPLING	M51_DOUG	08/04/2006
26	26	SB: MISC	M50_DOUG	08/04/2006
27	27	M51 SMBus Connections	M51_DAVE (MASTER)	
28	28	DDR2 SO-DIMM Connector A	M51_HENRY	08/04/2006
29	29	DDR2 SO-DIMM Connector B	M51_HENRY	08/04/2006
30	30	Memory Active Termination	M50_HENRY	08/04/2006
31	31	Memory Vtt Supply	M50_HENRY	08/04/2006
32	33	CLOCKS	M50_HENRY	08/04/2006
33	34	CLOCKS: TERMINATIONS	M51_HENRY	08/04/2006
34	38	Disk Connectors	M51_DOUG	08/04/2006
35	41	ETHERNET CONTROLLER	M50_DOUG	08/04/2006
36	42	ETHERNET MISC	M51_DOUG	08/04/2006
37	43	ETHERNET CONNECTOR	M51_DOUG	08/04/2006

PDF	CSA	CONTENTS	MASTER	DATE
38	44	FW: 1394B-LINK/PHY	M51_DOUG	08/04/2006
39	45	FW: 1394B MISC	M51_DOUG	08/04/2006
40	46	FIREWIRE CONNECTORS	M51_DOUG	08/04/2006
41	47	USB Device Interfaces	M51_DOUG	08/04/2006
42	53	AIRPORT CONN	M51_DOUG	08/04/2006
43	54	PCI-E CONNECTIONS	M51_DOUG	08/04/2006
44	58	SMC	M51_HENRY	08/04/2006
45	59	SMC & TPM SUPPORT	M51_HENRY	07/31/2006
46	60	LPC+ CONN	M51_HENRY	08/04/2006
47	63	SPI BOOTROM	M50_DOUG	08/04/2006
48	65	HD AND OD FAN	M51_HENRY	08/04/2006
49	66	CPU FAN, HD & OD TEMP	M51_HENRY	08/04/2006
50	67	TPM	M51_HENRY	08/04/2006
51	68	AUDIO: CODEC	AUDIO	08/04/2006
52	69	AUDIO: LINE INPUT AMP	AUDIO	08/04/2006
53	70	AUDIO: COMBO OUT AMP	AUDIO	08/04/2006
54	71	AUDIO: SPEAKER AMP_1	AUDIO	08/04/2006
55	72	AUDIO: SPEAKER AMP	AUDIO	08/04/2006
56	73	AUDIO: CONNECTORS	AUDIO	08/04/2006
57	74	AUDIO: POWER SUPPLIES	AUDIO	08/04/2006
58	75	IMVP6 CPU VCore Regulator	M51_PAUL	08/04/2006
59	76	CPU & SYSTEM SENSE	M51_DAVE (MASTER)	
60	77	PWR GOOD	M51_PAUL	08/04/2006
61	78	3V DC/DC 2.5V	M51_PAUL	08/04/2006
62	79	1.8V & 1.2V VREG	M51_PAUL	08/04/2006
63	80	1.5V_S0 & 1.05V_S0 VREG	M51_PAUL	08/04/2006
64	82	5V DC/DC	M51_PAUL	08/04/2006
65	83	S0 AND S3 FETS	M51_PAUL	08/04/2006
66	84	MXM PCI-E & PWR	M51_DAVE (MASTER)	
67	85	MXM I/O	M51_DAVE (MASTER)	
68	94	Internal Display Conns	M51_DAVE (MASTER)	
69	97	External Display Conns	M51_DAVE (MASTER)	

## Schematic / PCB #'s


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7039	1	PCB, SCHEM, MLB, M51	SCH1		
820-1984	1	PCB, FAB, MLB, M51	MLB1		



DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____		DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____		ENG APPD	MFG APPD		
x.xxx : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		SCALE NONE		TITLE SCHEM SANTANA	
THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7039
				REV. A	SHT 1 OF 97

D  
C  
B  
A

D  
C  
B  
A



### System Block Diagram

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	OF	
NONE	2	97	



Production BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7512	PCBA,MLB,2.33GHz,M51	M51_COMMON,M51_BEST,EEE_V4K,PRODUCTION
630-7595	PCBA,MLB,2.16GHz,M51	M51_COMMON,M51_BETTER,EEE_VMD,PRODUCTION

Development BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
603-8960	PCBA,DEVBOM,M51	M51_DEVELOPMENT

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M51_COMMON	COMMON,M51_COMMON1,M51_COMMON2,ALTERNATE
M51_COMMON1	CPU_TSENS_EXT,GPU_TSENS_INT,GPU_TSENS_EXT,MXM_ROM,NBCFG_PEG_REVERSE
M51_COMMON2	SB_SYSRST_4_PVT,ITP,MEROM,AMB_TSENS,CPU_PWR_SENSE,MXM_PWR_SENSE
M51_DEVELOPMENT	DEVELOPMENT,M51_DEV1
M51_DEV1	CPU_TSENS_INT,SYS_PWR_SENSE

BarCode Label / EEE #'s

MEROM BOM OPTION DUE TO PAGE 76 SHARING W/ M50

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:VMD]	CRITICAL	EEE_VMD
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:V4K]	CRITICAL	EEE_V4K

CHIPSET, ROMS, ETC.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
511S0025	1	IC,CPU-SKT,479BGA	J0700	CRITICAL	
338S0328	1	IC,945PM,NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	
359S0117	1	IC,SLG84435,CLK GEN,68PIN QFN	U3301	CRITICAL	
338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN,NO	U4101	CRITICAL	
(335S0382) 341S1797	1	IC,ENET LAN ROM	U4102	CRITICAL	
341S1789	1	IC,TPM,TSSOP,28P	U6700	CRITICAL	TPM
353S1465	1	IC,CPU VREG,IMVP,TWO PHASE,SCREENED	U7500	CRITICAL	
(335S0384) 341S1892	1	IC,2K I2C EEPROM,MXM,M51	U8570	CRITICAL	MXM_ROM
(338S0274) 341T0019	1	IC,EPI BOOT ROM,M51	U6301	CRITICAL	
341T0020	1	IC,SMC,M51	U5800	CRITICAL	

PROCESSORS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3392	1	MEROM 2.33GHZ, M51	CPU	CRITICAL	M51_BEST
337S3390	1	MEROM 2.16GHZ, M51	CPU	CRITICAL	M51_BETTER

Misc. Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0048	1	BAT,COIN,3V,220MAH,CR2032	BT2600	CRITICAL	NOSTUFF
820-2038	1	IO ALIGNMENT BOARD, M51	PCB2	CRITICAL	
946-0743	1	IO ALIGNMENT BOARD ADHESIVE	ADH1	CRITICAL	
378S0193	1	LED,WHITE,740MCD,LF,3X2MM	LED5950	CRITICAL	

BATTERY IS INSTALLED AT FATP

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0086	126S0078		ALL	Sanyo alt for Nich.
126S0099	126S0073		ALL	Sanyo alt for Nich.
126S0068	126S0088		ALL	Sanyo alt for Nich.
124-0361	124-0339		ALL	SANYO ALT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0141	378S0140		ALL	GREEN LED ALT.
353S1461	353S1465		U7500	CPU VREG NEW REV
740S0044	740S0028		F9710	DVI DDC (LITTLEFUSE)

SENSOR STUFFING OPTIONS

MUST STUFF WHEN SYS\_PWR\_SENSE IS NOT STUFFED (I.E. WHEN DEVELOPMENT BOM IS NOT STUFFED)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
102S0699	1	RES,0-OHM,2010	R7650	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C7650	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C7650	PRODUCTION

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN MXM\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
107S0070	1	RES,0-OHM,2512	R8450	NOSTUFF
116S0090	1	RES,10K-OHM,5%,0402	C8458	NOSTUFF
116S0090	1	RES,10K-OHM,5%,0402	C8459	NOSTUFF

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN CPU\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K-OHM,5%,0402	C7602	NOSTUFF
116S0090	1	RES,10K-OHM,5%,0402	C7612	NOSTUFF

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

BOM Config

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	OF	
NONE	4	97	

8

7

6

5

4

3

2

1

LAYOUT: PLACE CLOSE TO DESTINATION  
\* OPPOSITE END FROM CLOCK BUFFER

FSB SIGNALS

34 21 SB\_CLK100M\_SATA\_P PP6C4 OMIT P4MM  
34 21 SB\_CLK100M\_SATA\_N PP6C5 OMIT P4MM

12 11 7 FSB\_CPURST\_L PP621 OMIT P4MM

14 14 NB\_CFG<17> I473 NC\_NB\_CFG<17> MAKE\_BASE=TRUE  
14 14 NB\_CFG<15> I474 NC\_NB\_CFG<15> MAKE\_BASE=TRUE  
14 14 NB\_CFG<14> I475 NC\_NB\_CFG<14> MAKE\_BASE=TRUE  
14 14 NB\_CFG<13> I476 NC\_NB\_CFG<13> MAKE\_BASE=TRUE  
14 14 NB\_CFG<12> I477 NC\_NB\_CFG<12> MAKE\_BASE=TRUE  
14 14 NB\_CFG<11> I478 NC\_NB\_CFG<11> MAKE\_BASE=TRUE  
14 14 NB\_CFG<10> I479 NC\_NB\_CFG<10> MAKE\_BASE=TRUE  
14 14 NB\_CFG<8> I480 NC\_NB\_CFG<8> MAKE\_BASE=TRUE  
14 14 NB\_CFG<6> I482 NC\_NB\_CFG<6> MAKE\_BASE=TRUE  
14 14 NB\_CFG<4> I483 NC\_NB\_CFG<4> MAKE\_BASE=TRUE  
14 14 NB\_CFG<3> I484 NC\_NB\_CFG<3> MAKE\_BASE=TRUE

34 21 SB\_CLK14P3M\_TIMER PP6D9 OMIT P4MM  
34 21 SB\_CLK48M\_USBCTLR PP6E0 OMIT P4MM

34 22 PCI\_CLK\_SB PP6D0 OMIT P4MM  
44 21 PCI\_CLK\_FW PP626 OMIT P4MM  
58 21 PCI\_CLK\_SMC PP627 OMIT P4MM

LAYOUT NOTE: PLACE NEAR NORTHBRIDGE

22 PCI\_GNT3\_L I513 TP\_PCI\_GNT3\_L MAKE\_BASE=TRUE

SPARE USB PORT

22 USB\_F\_N TP\_USB\_F\_N MAKE\_BASE=TRUE  
22 USB\_F\_P TP\_USB\_F\_P MAKE\_BASE=TRUE

LAYOUT NOTE: PLACE NEAR SOUTHBRIDGE

75 26 14 5 VR\_PWRGOOD\_DELAY PP665 OMIT P4MM  
14 NB\_RST\_IN\_LR PP666 OMIT P4MM

INVERTER DOES NOT USE THIS SIGNAL  
13 LVDS\_BKLTEN TP\_LVDS\_BKLTEN MAKE\_BASE=TRUE

38 21 IDE\_PDIO\_L PP6C6 OMIT P4MM  
38 21 IDE\_PDIO\_RY PP6C7 OMIT P4MM  
38 21 IDE\_PDD<9> PP6C8 OMIT P4MM

22 14 DMI\_S2N\_N<0> PP673 OMIT P4MM  
22 14 DMI\_S2N\_P<0> PP674 OMIT P4MM  
19 14 MEM\_VREF\_NB\_0 PP6E1 OMIT P4MM  
19 14 MEM\_VREF\_NB\_1 PP675 OMIT P4MM

64 NC\_AUD\_BI\_PORT\_G\_L NO\_TEST=TRUE  
64 NC\_AUD\_VREF\_PORT\_C NO\_TEST=TRUE  
64 NC\_AUD\_VREF\_PORT\_D NO\_TEST=TRUE  
64 NC\_SMC\_BATT\_CHG\_EN NO\_TEST=TRUE  
64 NC\_SMC\_BATT\_ISET NO\_TEST=TRUE  
64 NC\_SMC\_BATT\_TRICKLE\_EN\_L NO\_TEST=TRUE  
64 NC\_SMC\_BATT\_VSET NO\_TEST=TRUE  
64 NC\_SMC\_P20 NO\_TEST=TRUE  
64 NC\_SMC\_P21 NO\_TEST=TRUE  
64 NC\_SMC\_P22 NO\_TEST=TRUE  
64 NC\_SMC\_P23 NO\_TEST=TRUE  
64 NC\_SMC\_P26 NO\_TEST=TRUE  
64 NC\_SMC\_P27 NO\_TEST=TRUE  
64 NC\_SMC\_SYS\_ISET NO\_TEST=TRUE  
64 NC\_SMC\_SYS\_VSET NO\_TEST=TRUE  
64 NC\_SMS\_X\_AXIS NO\_TEST=TRUE  
64 NC\_SMS\_Y\_AXIS NO\_TEST=TRUE  
64 NC\_SMS\_Z\_AXIS NO\_TEST=TRUE

54 22 PCIE\_B\_D2R\_P PP600 OMIT P4MM  
54 22 PCIE\_B\_D2R\_N PP601 OMIT P4MM  
22 14 DMI\_N2S\_P<0> PP6D3 OMIT P4MM  
22 14 DMI\_N2S\_N<0> PP6D4 OMIT P4MM

67 60 58 21 5 LPC\_FRAME\_L PP6D8 OMIT P4MM  
63 58 22 SPI\_S0 PP612 OMIT P4MM  
63 58 22 SPI\_S1 PP613 OMIT P4MM

ALL I2C BUSES (PLACE IN ACCESSIBLE LOCATION TOP SIDE)

27 SMBUS\_SB\_SCL PP604 OMIT P4MM  
27 SMBUS\_SB\_SDA PP605 OMIT P4MM

27 SMBUS\_SMC\_A\_S3\_SCL PP610 OMIT P4MM  
27 SMBUS\_SMC\_A\_S3\_SDA PP611 OMIT P4MM

84 13 PEG\_R2D\_C\_N<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<15> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<15> NO\_TEST=TRUE

84 13 PEG\_R2D\_N<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<15> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<15> NO\_TEST=TRUE

84 13 PEG\_D2R\_N<0> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<0> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<1> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<1> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<2> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<2> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<3> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<3> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<4> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<4> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<5> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<5> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<6> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<6> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<7> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<7> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<8> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<8> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<9> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<9> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<10> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<10> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<11> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<11> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<12> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<12> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<13> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<13> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<14> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<14> NO\_TEST=TRUE  
84 13 PEG\_D2R\_N<15> NO\_TEST=TRUE  
84 13 PEG\_D2R\_P<15> NO\_TEST=TRUE


29 TP\_MEM\_B\_A<15> NO\_TEST=TRUE  
29 TP\_MEM\_B\_A<14> NO\_TEST=TRUE

66 75 3 PPVOCORE\_CPU FUNC\_TEST=TRUE  
83 78 3 PP2V3\_S5 FUNC\_TEST=TRUE  
83 78 3 PP1V8\_S3 FUNC\_TEST=TRUE  
79 3 PP1V2\_S3 FUNC\_TEST=TRUE  
80 3 PP1V5\_S0 FUNC\_TEST=TRUE  
80 34 3 PP1V05\_S0 FUNC\_TEST=TRUE  
83 82 80 79 78 77 75 59 5 3 PP5V\_S5 FUNC\_TEST=TRUE  
97 83 75 59 3 PP5V\_S0 FUNC\_TEST=TRUE  
83 82 80 79 78 77 75 59 5 3 PP5V\_S5 FUNC\_TEST=TRUE  
80 79 78 77 76 66 65 26 6 5 3 PP3V3\_S5 FUNC\_TEST=TRUE  
84 83 76 45 41 27 26 10 6 3 PP3V3\_S0 FUNC\_TEST=TRUE  
83 3 PP24V\_S0 FUNC\_TEST=TRUE

11 7 XDP\_BPM\_L<3> FUNC\_TEST=TRUE  
11 7 XDP\_BPM\_L<2> FUNC\_TEST=TRUE  
11 7 XDP\_BPM\_L<1> FUNC\_TEST=TRUE  
11 7 XDP\_BPM\_L<0> FUNC\_TEST=TRUE  
26 11 7 XDP\_DRRSTBT\_L FUNC\_TEST=TRUE  
26 5 SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
59 5 POWER\_BUTTON\_L FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<0> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<1> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<2> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<3> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_FRAME\_L FUNC\_TEST=TRUE  
67 60 58 21 PM\_CLKRUN\_L FUNC\_TEST=TRUE  
60 58 22 BOOT\_LPC\_SPI\_L FUNC\_TEST=TRUE  
60 6 DEBUG\_RST\_L FUNC\_TEST=TRUE  
60 59 21 FWH\_INIT\_L FUNC\_TEST=TRUE  
60 34 PCI\_CLK\_PORT80 FUNC\_TEST=TRUE  
67 60 58 23 INT\_SERIRQ FUNC\_TEST=TRUE  
67 60 58 23 PM\_SUS\_STAT\_L FUNC\_TEST=TRUE  
60 58 SMC\_MD1 FUNC\_TEST=TRUE  
60 58 SMC\_RST\_L FUNC\_TEST=TRUE  
60 58 SMC\_NMI FUNC\_TEST=TRUE  
60 23 SV\_SETUP\_FUNC\_TEST=TRUE  
76 58 ISENSE\_CAL\_EN FUNC\_TEST=TRUE  
94 85 INV\_ENABLE\_BL FUNC\_TEST=TRUE  
94 LCD\_PWM FUNC\_TEST=TRUE  
75 8 CPU\_VID<0> FUNC\_TEST=TRUE  
75 8 CPU\_VID<1> FUNC\_TEST=TRUE  
75 8 CPU\_VID<2> FUNC\_TEST=TRUE  
75 8 CPU\_VID<3> FUNC\_TEST=TRUE  
75 8 CPU\_VID<4> FUNC\_TEST=TRUE  
75 8 CPU\_VID<5> FUNC\_TEST=TRUE  
75 8 CPU\_VID<6> FUNC\_TEST=TRUE  
75 21 4 PM\_DPRS\_L\_PVR FUNC\_TEST=TRUE  
75 21 4 CPU\_DPRST\_L\_FUNC\_TEST=TRUE  
75 21 7 VR\_PWRGOOD\_DELAY\_FUNC\_TEST=TRUE  
76 26 14 5 VR\_PWRGD\_CK410\_FUNC\_TEST=TRUE  
84 77 58 26 ALL\_SYS\_PWRGD\_FUNC\_TEST=TRUE  
77 58 23 PM\_SLP\_S4\_L\_FUNC\_TEST=TRUE  
80 79 77 58 23 PM\_SLP\_S3\_L\_FUNC\_TEST=TRUE

60 59 58 SMC\_TCK FUNC\_TEST=TRUE  
60 59 58 SMC\_TDI FUNC\_TEST=TRUE  
60 59 58 SMC\_TDO FUNC\_TEST=TRUE  
60 59 58 SMC\_TMS FUNC\_TEST=TRUE  
60 58 SMC\_TRST\_L FUNC\_TEST=TRUE  
60 59 58 SMC\_TX\_L FUNC\_TEST=TRUE  
60 59 58 SMC\_RX\_L FUNC\_TEST=TRUE  
58 SMC\_MANUAL\_RST\_L FUNC\_TEST=TRUE  
11 XDP\_TCK FUNC\_TEST=TRUE  
11 XDP\_TDI FUNC\_TEST=TRUE  
11 XDP\_TDO FUNC\_TEST=TRUE  
11 XDP\_TMS FUNC\_TEST=TRUE  
11 XDP\_TRST\_L FUNC\_TEST=TRUE  
59 5 POWER\_BUTTON\_L FUNC\_TEST=TRUE  
26 5 SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
16 NB\_TSENS\_HS\_DXP FUNC\_TEST=TRUE  
16 NB\_TSENS\_HS\_DYN FUNC\_TEST=TRUE  
34 11 CPU\_XDP\_CLK\_N FUNC\_TEST=TRUE  
34 11 CPU\_XDP\_CLK\_P FUNC\_TEST=TRUE  
11 ITPRESET\_L FUNC\_TEST=TRUE  
11 XDP\_BPM\_L<5> FUNC\_TEST=TRUE  
11 XDP\_BPM\_L<4> FUNC\_TEST=TRUE

MISC GROUND VIAS



FUNC TEST 1 OF 2  
SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5





4

3

2


1

SYSTEM STATUS



**POWER CONN / MISC**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	OF	REV.
NONE	6	97	



LAYOUT NOTE:  
 COMP0,2 CONNECT WITH SD=27.4OHM, MAKE  
 TRACE LENGTH SHORTER THAN 0.5".  
 COMP1,3 CONNECT WITH SD=55OHM, MAKE  
 TRACE LENGTH SHORTER THAN 0.5".

CPU 1 OF 2-FSB  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	7 OF	97
NONE			



**CPU 2 OF 2-PWR/GND**

SYNC\_MASTER=MS0\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	OF	REV.
NONE	8	97	




### CPU HEATSINK MOUNTING HOLES




WE HAD A 330UF ELEC CAP HERE FOR 1.05V RAIL - CHECK WE CAN REMOVE

### VCCP CORE DECOUPLING



### VCC CORE DECOUPLING

DESIGN FOR 44 CERAMIC AND 3 ELECT BULK 1800UF



**CPU DECAPS & VID<>**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	9 OF	97
NONE			

D

C

B

A

D

C


B

A

CPU INTERNAL DIODE THERMAL SENSOR

NOTE:  
IF CPU T DIODE TO BE READ IN OFF STATE,  
THEN THIS SHOULD BE S5


LAYOUT NOTE:  
ADD GND GUARD TRACES FOR CPU\_THERMD\_P/N  
ROUTE ON SAME LAYER WITH 0.254MM TRACE WIDTH & SPACING.



NOTE: SYMBOL SHOULD BE SHOWN ADT7461A



NB HEATSINK TEMPERATURE SENSE

CRITICAL  
NB\_TSENS\_EXT  
SM-2MT-BLK-LF  
J1080




CPU AND GPU REMOTE HEATSINK THERMAL SENSORS

MXM CARD TEMPERATURE SENSOR  
(GPU INTERNAL DIODE)




NOTE: I2C ADDR:98(1001 100) ON NVIDIA CARD  
MAY NOT BE CONSISTENT WITH OTHER CARDS

AMBIENT TEMPERATURE (CPU FAN INTAKE) SENSOR




I2C ADDR:0x96



ASIC TEMP SENSORS  
SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	10 OF	97
NONE			

# CPU ITP700FLEX DEBUG SUPPORT



DEVELOPMENT  
J1101  
52435-2872  
P-ST-SM

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM.  
(DEBUG PORT ACTIVE)  
(DBR#) TO ICH7M SYS\_RST\*, AND WITH SYSTEM RESET LOGIC  
(DEBUG PORT RESET)


## CPU ITP700FLEX DEBUG


SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	11 OF	97
NONE			



**NB CPU Interface**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	12 OF	97
NONE			



**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented  
 Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used  
 VCCD\_LVDS must remain powered with proper decoupling.  
 Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit  
 filtering components. Unused DAC outputs should  
 connect to GND through 75-ohm resistors.


**TV-Out Disable**  
 Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail.  
 Tie VCCD\_TVDAC, VCCD\_QTVDAC, VCCA\_TVDACx, and  
 VCCA\_TVVBG to 1.5V power rail. Tie VSSA\_TVVBG to GND.

**CRT Disable**  
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie  
 HSYNC and VSYNC to GND. Tie VCCA\_CRTDAC to VCC Core  
 rail, and tie VSSA\_CRTDAC and VCC\_SYNC to GND.



**NB PEG / Video Interfaces**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	13 OF 97	
NONE			



**NB Misc Interfaces**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	14 OF 97	
NONE			




**NB DDR2 Interfaces**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	15 OF 97	
NONE			







**NB Power 2**


SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHEET 17 OF 97	



**NB Grounds**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHEET <b>18</b> OF <b>97</b>	

D

D

C

C


B

B


A

A


### TVOUT DISABLE











### LVDS DISABLE



### DISPLAY DISABLE




### TVOUT DISABLE



**NB (GM) Decoupling**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	19 OF 97	
NONE			



Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<3>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

NB_CFG<4>	RESERVED
-----------	----------

14 NB\_CFG<5>  
Internal pull-up

NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
-----------	--

PROBABLY NOT NEEDED

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

14 NB\_CFG<16>  
Internal pull-up

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

14 NB\_CFG<7>  
Internal pull-up

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

14 NB\_CFG<18>  
Internal pull-down

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

14 NB\_CFG<9>  
Internal pull-up

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

14 NB\_CFG<19>  
Internal pull-down

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved

14 NB\_CFG<20>  
Internal pull-down

NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---

PROBABLY NOT NEEDED

NB_CFG<11>	RESERVED
------------	----------

**NB Config Straps**

SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	20 OF 97	
NONE			



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS AS NC


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

<b>SB: 1 OF 4</b>	
SYNC_MASTER=M50_DOUG	SYNC_DATE=08/04/2006
<b>NOTICE OF PROPRIETARY PROPERTY</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	21 OF 97	
NONE			



**SB BOOT BIOS SELECT**

	STRAP	GNT5#	GNT4#
LPC (DEFAULT)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF

NOTE: GNT4# HAS INT PU: ENABLED ONLY WHEN PCIRST# = 0 AND FWR0K = H  
 GNT5# HAS INT PU (NOMINAL = 20K, SIMULATION = 15K-35K)  
 NOTE: R2210 WAS PD ON PIN A14 = FWH\_TBL\_L

**SB: 2 OF 4**


SYNC\_MASTER=M51\_D0UG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





NOTE FOR VCCLAN\_3\_3:  
S3 IF INTERNAL LAN IS USED  
S0 OR S3 IF NOT

NOTE:  
VCCCHDA AND VCCSUSHDA CAN BE 1.5V OR 3.3V  
DEPENDING ON VIO OF AZALIA INTERFACE  
CODER IC'S CONSIDERED SO FAR ARE 3.3V

**SB: 4 OF 4**

SYNC\_MASTER=M50\_D0UG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	24 OF 97	
NONE			







**SB: MISC**

SYNC\_MASTER=M50\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHEET 26 OF 97	


### ICH7-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections



### Unused SMC "Battery A/B" SMBus



### SMC "B" SMBus Connections



### M51 SMBus Connections

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT		REV.
NONE	27 OF		97

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)



## DDR2 VRef

One 0.1uF per connector





One cap for each side of every RPAK, one cap for every two discrete resistors  
BOMOPTION shown at the top of each group applies to every part below it



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	OF	REV.
NONE	30	97	

Page Notes

Power aliases required by this page:  
 - =PP5V\_S0\_MEMVTT  
 - =PP1V8\_S0\_MEMVTT  
 - =PP0V9\_S0\_MEMVTT\_LDO


---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)

DDR2 Vtt Regulator



Pre-Announcement

**Memory Vtt Supply**


SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-7039	REV.	A
	SCALE	NONE	SHT	31	OF	97



(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI\* )  
(FROM ICH7 GPIO20 STPCPU\* )

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ )

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

(ICH7M DMI 100 MHZ )

(FOR PCI-E CARD)

(ICH SATA 100 MHZ)

(FROM ICH7 GPIO35) (SIGNAL NAME WILL BE CHANGED POST PROTO TO REMOVE 100M FROM SIGNAL NAME)

(GMCH G\_CLKIN 100 MHZ )

(FROM GMCH CLK\_REQ\*)

(WIRELESS PCI-E 100 MHZ )

(NOT USED )

(GIGA LAN PCI-E 100 MHZ )

(GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

\* FOR INT. GRAPHIC SYSTEM

\* FOR EXT. GRAPHIC SYSTEM

**CLOCKS**

SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	33 OF 97	
NONE			



D

D

C

C

B











B

A

A

FSB FREQUENCY SELECT:

	STUFF	NO STUFF
CPU DRIVEN	R3452 R3453 R3454 R3455	R3456 R3457 R3458 R3459
533MHZ (133MHZ CPU CLK)	R3452 R3453 R3454 R3455	R3456 R3457 R3458 R3459
667MHZ (166MHZ CPU CLK)	R3452 R3453 R3454 R3455	R3456 R3457 R3458 R3459



NOTE: USE THESE PULL-DOWNS IF NOT CONNECTED TO GPIO'S

NOTE: CLKREQ1 SHOULD BE DRIVEN OR PULLED DOWN BY MMX GRAPHICS CARD.

CLOCKS: TERMINATIONS

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	34 OF 97	
NONE			



D

C




B

A

### PATA (ODD) CONNECTOR



### SATA CONNECTOR




SATA PORT 0 IS NOT USED

21 SATA A R2D C P == TP SATA A R2D P  
MAKE\_BASE=TRUE

21 SATA A R2D C N == TP SATA A R2D N  
MAKE\_BASE=TRUE

21 SATA A D2R P == MAKE\_BASE=TRUE

21 SATA A D2R N ==



CRITICAL  
J3801  
87151-5005N  
P-RT-SM

PLACE C3805-06 CLOSE TO J3801 FOR PP5V\_S0\_PATA.  
APPLY A WIDE TRACE SHAPE FROM J3801 TO C3805-06.  
MIN NECK & MIN LINE WIDTH ARE CONTROLLED BY PP5V\_S0 1MM / 0.6MM.

### Disk Connectors

SYNC\_MASTER=M51\_D0UG SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	38 OF 97	
NONE			



LAYOUT NOTE: PLACE C4110-11 AT U4101

LAYOUT NOTE: PLACE C4112-13 AT U2100


**ETHERNET CONTROLLER**

SYNC\_MASTER=M50\_DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHEET <b>41</b> OF <b>97</b>	



**ETHERNET MISC**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHIT 42 OF 97	



**ETHERNET CONNECTOR**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHT <b>43</b> OF <b>97</b>	




**FW: 1394B-LINK/PHY**  
 SYNC\_MASTER=M51\_D0UG SYNC\_DATE=08/04/2006


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-7039	REV.: A
	SCALE: NONE	SHEET: 44 OF 97	

1394 PHY DATA/STROBE AND POWER CLASS OPTIONS





1394 PHY 1.95V REGULATOR




VOUT = 1.22V \* (1 + R4500 / R4501) + (Iadj \* R4500)
Iadj = 300uA @ 25 deg C
VOUT = 1.946V

1394 PHY CRYSTAL OSCILLATOR




NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4400


1394 LINK POWER ON RESET AND PCI RESET



NOTE: 1% FOR BOM CONSOLIDATION (APPLIED TO M50)
NOTE: R SHOULD BE CHOSEN TO PREVENT OVERSHOOT



NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4450




- FW\_LINK\_D0 MAKE\_BASE=TRUE FW\_PHY\_D0
FW\_LINK\_D1 MAKE\_BASE=TRUE FW\_PHY\_D1
FW\_LINK\_D2 MAKE\_BASE=TRUE FW\_PHY\_D2
FW\_LINK\_D3 MAKE\_BASE=TRUE FW\_PHY\_D3
FW\_LINK\_D4 MAKE\_BASE=TRUE FW\_PHY\_D4
FW\_LINK\_D5 MAKE\_BASE=TRUE FW\_PHY\_D5
FW\_LINK\_D6 MAKE\_BASE=TRUE FW\_PHY\_D6
FW\_LINK\_D7 MAKE\_BASE=TRUE FW\_PHY\_D7
FW\_LINK\_CTL0 MAKE\_BASE=TRUE FW\_PHY\_CTL0
FW\_LINK\_CTL1 MAKE\_BASE=TRUE FW\_PHY\_CTL1
FW\_LINK\_LCLK MAKE\_BASE=TRUE FW\_PHY\_LCLK
FW\_LINK\_LPS MAKE\_BASE=TRUE FW\_PHY\_LPS
FW\_LINK\_LREQ MAKE\_BASE=TRUE FW\_PHY\_LREQ
FW\_LINK\_PCLK MAKE\_BASE=TRUE FW\_PHY\_PCLK
FW\_LINK\_LINKON MAKE\_BASE=TRUE FW\_PHY\_LINKON
FW\_LINK\_PINT MAKE\_BASE=TRUE FW\_PHY\_PINT

NORMALLY TERMINATIONS WOULD GO HERE...
SIMULATIONS SHOW THAT TERMINATIONS WERE NOT NEEDED FOR M51
CONSTRAIN NETS TO 200-250PS IF NO TERM-Rs...

Table with drawing title 'FW: 1394B MISC', sync master 'M51 DOUG', sync date '08/04/2006', and a notice of proprietary property.

Table with Apple logo, company name 'APPLE COMPUTER INC.', drawing number '051-7039', and scale '45 OF 97'.



8 7 6 5 4 3 2 1

D

D

C

C

B


B

A


A

24 VOLTS  
15 WATTS MAX


**Termination**  
Place close to FireWire PHY



**ESD Rail**



**"Snapback" & "Late VG" Protection**



**"Snapback" & "Late VG" Protection**

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4600	ORIGINAL TOKO CHOKE
15580232	15580289		FL4610	ORIGINAL TOKO CHOKE

**FIREWIRE CONNECTORS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	46 OF 97	
NONE			

8 7 6 5 4 3 2 1




# External USB Ports




LAYOUT NOTE:  
PLACE C4743, C4797 & L4740  
NEAR J4760 PIN 8 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.  
PLACE C4742 CLOSED TO J4760.


## IR RECEIVER & ALS



## CAMERA & MIC



## BLUETOOTH



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0232	155S0289		L4712	ORIGINAL TOKO CHOKE
155S0232	155S0289		L4722	ORIGINAL TOKO CHOKE
155S0232	155S0289		L4732	ORIGINAL TOKO CHOKE
155S0232	155S0289		L4752	ORIGINAL TOKO CHOKE

## USB Device Interfaces

SYNC\_MASTER=M51\_D0UG SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SCALE: NONE

SIZE: D

DRAWING NUMBER: 051-7039

SHEET: 47 OF 97

REV: A



LAYOUT NOTE:  
 PLACE R5302-03 SUCH THAT STUB LENGTH IS  
 MINIMIZED IF THE RESISTORS ARE NOT STUFFED

**AIRPORT CONN**  
 SYNC\_MASTER=M51\_DOUG SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	53 OF 97	
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

PCI-E X1 PORT "A" = ETHERNET (YUKON)

22 PCIE A R2D C N == PCIE ENET R2D C N 41  
MAKE\_BASE=TRUE

22 PCIE A R2D C P == PCIE ENET R2D C P 41  
MAKE\_BASE=TRUE

22 PCIE A D2R N == PCIE ENET D2R N 41  
MAKE\_BASE=TRUE

22 PCIE A D2R P == PCIE ENET D2R P 41  
MAKE\_BASE=TRUE

PCI-E X1 PORT "B" = MINI CARD (AIRPORT)

22 PCIE B R2D C N == PCIE AIRPORT R2D C N 53  
MAKE\_BASE=TRUE

22 PCIE B R2D C P == PCIE AIRPORT R2D C P 53  
MAKE\_BASE=TRUE

22 PCIE B D2R N == PCIE AIRPORT D2R N 53  
MAKE\_BASE=TRUE

22 PCIE B D2R P == PCIE AIRPORT D2R P 53  
MAKE\_BASE=TRUE

PCI-E X1 PORTS C, D, E, F = UNUSED

22 PCIE C R2D C N == TP PCIE C R2D C N  
MAKE\_BASE=TRUE

22 PCIE C R2D C P == TP PCIE C R2D C P  
MAKE\_BASE=TRUE

22 PCIE C D2R N == TP PCIE C D2R N  
MAKE\_BASE=TRUE

22 PCIE C D2R P == TP PCIE C D2R P  
MAKE\_BASE=TRUE

22 PCIE D R2D C N == TP PCIE D R2D C N  
MAKE\_BASE=TRUE

22 PCIE D R2D C P == TP PCIE D R2D C P  
MAKE\_BASE=TRUE

22 PCIE D D2R N == TP PCIE D D2R N  
MAKE\_BASE=TRUE

22 PCIE D D2R P == TP PCIE D D2R P  
MAKE\_BASE=TRUE

22 PCIE E R2D C N == TP PCIE E R2D C N  
MAKE\_BASE=TRUE

22 PCIE E R2D C P == TP PCIE E R2D C P  
MAKE\_BASE=TRUE

22 PCIE E D2R N == TP PCIE E D2R N  
MAKE\_BASE=TRUE

22 PCIE E D2R P == TP PCIE E D2R P  
MAKE\_BASE=TRUE

22 PCIE F R2D C N == TP PCIE F R2D C N  
MAKE\_BASE=TRUE

22 PCIE F R2D C P == TP PCIE F R2D C P  
MAKE\_BASE=TRUE

22 PCIE F D2R N == TP PCIE F D2R N  
MAKE\_BASE=TRUE

22 PCIE F D2R P == TP PCIE F D2R P  
MAKE\_BASE=TRUE

Preliminary

**PCI-E CONNECTIONS**

SYNC\_MASTER=M51\_DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	54 OF 97	
NONE			

8

7

6

5





4

3

2

1

UNUSED PINS HAVE THE FORMAT SMC\_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

<p>APPLE COMPUTER INC.</p>	<p>SIZE D</p>	<p>DRAWING NUMBER 051-7039</p>	<p>REV. A</p>
	<p>SCALE NONE</p>	<p>SHT 58 OF 97</p>	

D



D



**WHITE SYSLED**  
SMC\_SYS\_LED - PWM, S/W VARIED TO CONTROL BRIGHTNESS  
ACROSS LARGE VOLUME MANUFACTURING  
SMC\_SYS\_LED\_16B - PWM, NORMAL LED ACTIVITY, SLEEP PULSE, RUN, ETC


C

C





B

B



A

A






SMC ALIASES, PULLUPS, AND TESTPOINTS

NO-CONNECT UNUSED PINS

SMC P20	NC SMC P20
SMC P21	NC SMC P21
SMC P22	NC SMC P22
SMC P23	NC SMC P23
SMC P26	NC SMC P26
SMC P27	NC SMC P27
SMC BATT ISET	NC SMC BATT ISET
SMC BATT VSET	NC SMC BATT VSET
SMC SYS ISET	NC SMC SYS ISET
SMC SYS VSET	NC SMC SYS VSET
SMC BATT TRICKLE EN L	NC SMC BATT TRICKLE EN L
SMC BATT CHG EN	NC SMC BATT CHG EN
ALS_GAIN	NC ALS_GAIN

DEBUG TESTPOINTS ON SELECTED INPUTS/OUTPUTS

SMC SYS_KBDLED	TP SMC SYS_KBDLED
SMC PF0	TP SMC PF0
SMC PM_G2_EN	TP SMC PM_G2_EN
SMC_ADAPTER_EN	TP SMC_ADAPTER_EN
ALS_LEFT	TP ALS_LEFT
ALS_RIGHT	TP ALS_RIGHT
SMC PF1	TP SMC PF1
SMC_XDP_TCK	TP SMC_XDP_TCK
SMC_XDP_TRST_L	TP SMC_XDP_TRST_L
SMC_PB7	TP SMC_PB7
SMC_EXCARD_PWR_EN	TP SMC_EXCARD_PWR_EN
SMC_PB7	TP SMC_PB7
SMC_FAN_3_TACH	TP SMC_FAN_3_TACH
SMC_FAN_3_CTL	TP SMC_FAN_3_CTL



M51 SPECIFIC: GPU MONITORING SIGNALS

SMC_XDP_TMS	I327	MXM_AC_BATT_L
SMC_XDP_TDO_3_3	I328	GPU_OVERTEMP_L

**SMC & TPM SUPPORT**

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=07/31/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




**LPC+ CONN**


SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	60 OF 97	
NONE			



R6306-07 SHOULD BE PLACED LESS THAN 2.54MM FROM U2100  
 R6303 SHOULD BE PLACED LESS THAN 2.54MM FROM U6301

**SPI BOOTROM**

SYNC\_MASTER=M50\_DOUG    SYNC\_DATE=08/04/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHT 63 OF 97	

### FAN 0



NOTE: ADDED TO PROTECT SMC

### FAN 1



**HD AND OD FAN**

SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	65 OF 97	
NONE			





**CPU FAN, HD & OD TEMP**

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	66 OF	97
NONE			

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

<b>TPM</b>	
SYNC_MASTER=M51_HENRY	SYNC_DATE=08/04/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	67 OF 97	
NONE			

8

7

6

5


4

3

2

1

AUDIO CODEC APPLE P/N 353S1343



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

MIC INPUT TO BOTH L&R

**AUDIO: CODEC**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	68 OF 97	
NONE			

8

7

6

5


4

3

2

1

LINE IN PSEUDO-DIFFERENTIAL AMP  
AV= 0.59



AUDIO: LINE INPUT AMP

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	69 OF 97	
NONE			

8

7

6

5

4

3

2

1




DRAWS NO POWER DURING S5  
ONLY ON S5 RAIL TO AID ROUTING


NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM  
VOLTAGE=12V

PP12V\_AUD\_SPKRAMP\_PLANE

SPEAKER AMP  
APPLE P/N 353S1156



GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS




**AUDIO: SPEAKER AMP\_1**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	NONE	SHT	71 OF 97


DRWS NO POWER DURING S5  
ONLY ON S5 RAIL TO AID ROUTING

**SPEAKER AMP**  
APPLE P/N 353S1156




GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

PP3V3 S0 AUDIO



**AUDIO: SPEAKER AMP**  
SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	72 OF 97	
NONE			



PROPERTIES FOR ALL SPKR NETS  
 MIN\_LINE\_WIDTH=0.5MM  
 MIN\_NECK\_WIDTH=0.2MM  
 NET\_SPACING\_TYPE=AUDIO

PROPERTIES FOR ALL SPKR NETS  
 MIN\_LINE\_WIDTH=0.5MM  
 MIN\_NECK\_WIDTH=0.2MM  
 NET\_SPACING\_TYPE=AUDIO

**AUDIO: CONNECTORS**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	73 OF 97	
NONE			




CODEC OUTPUT SIGNAL PATHS				
FUNCTION	VOLUME	DAC	PIN COMPLEX	MUTE CONTROL
LINE OUT	0X0C	0X02	0X14 (D)	GPIO 1
SPKR AMP	0X0D	0X03	0X18 (B)	GPIO 0
SPKR AMP1	0X0F	0X05	0X1A (C)	GPIO 0
SPDIFOUT		CONVERTER=0X06	PIN=0X1E	
		DETECT DELEGATE PIN 0X16H		

CODEC INPUT SIGNAL PATHS				
FUNCTION	ADC	MIXER	PORT	VREF
MIC INPUT	0X07	0X24	0X19 (F)	80%
LINE INPUT	0X08	0X23	0X15 (A)	50%
SPDIFIN	CONVERTER=0X0A		PIN=0X1F	


### AUDIO GROUND RETURNS




### MICROPHONE IMPEDANCE MATCHING CIRCUIT



### PORT A (LI) PLUG DETECT



### PORT D/G (LO/DIG\_OUT) PLUG DETECT (G TELLS H TO COME ON)



### AUDIO: POWER SUPPLIES

SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	74 OF	97
NONE			



# IMVP6 CPU VCore Regulator

IMVP6 CPU VCore Regulator  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-7039	A
SHEET	75 OF	97


Note 1: C7532,C7533 = 27.4 Ohm For Validating CPU Only.

\*NEED TO CHANGE R7531 TO NTC ERT-J1VR103J PANASONIC


CPU VCCSENSE P & N ARE DIFF PAIRS ROUTE AS 18MIL WIDE, 7MIL SPACE



PROCESSOR VCORE SENSE




PROCESSOR VCORE CURRENT SENSE  
(MEASURING DC/DC INDUCTOR DCR TO DERIVE CPU CURRENT)




CPU CURRENT SENSE CALIBRATION CIRCUIT


Switches in fixed load on power supplies to calibrate current sense circuits




SYSTEM CURRENT SENSE



SYSTEM VOLTAGE SENSE  
(SCALING 12V INPUT VOLTAGE TO SMC)




SMC PWRGD PULLUP



**CPU & SYSTEM SENSE**  
 SYNC\_MASTER=M51\_DAVE      SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	76 OF	97
NONE			



PWR GOOD	
SYNC_MASTER=M51_PAUL	SYNC_DATE=08/04/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	77 OF	97
NONE			


# 3.3V AND 2.5V S5 REGULATOR



2.5V S5  
POWER BUDGET  
YUKON=0.426A  
TOTAL=0.426A

3.3V S5  
POWER BUDGET  
MISC=1.500A  
SB=0.500A  
AIRPORT=1.000A  
PANEL=1.000A  
TOTAL=4.000A

5% OK ON R7801?  
 $V_{OUT} = V_{REF} * (1 + R2/R1)$   
 $V_{REF} = 0.784V \text{ MIN}$   
 $0.800V \text{ TYP}$   
 $0.816V \text{ MAX}$



**3V DC/DC 2.5V**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	78 OF 97	
NONE			

TRUE 1

# 1.8V AND 1.2V S3 REGULATOR

1.2V S3  
POWER BUDGET  
PEAK=0.4A  
AVE=0.3A


1.8V S3  
M51  
POWER BUDGET  
PEAK=14.5A  
TOTAL=6.3A



**1.8V & 1.2V VREG**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	79 OF	97
NONE			

# 1.5V S0 AND 1.05V S0 RAILS



## 1.5V\_S0 & 1.05V\_S0 VREG

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	80 OF	97
NONE			

# 5V S5 AND 5V AUDIO S5 REGULATOR



5V AUDIO S5  
M50 POWER BUDGET  
AUDIO=7A  
TOTAL=7A

5V S5  
M50 POWER BUDGET  
MISC=1.500A  
USB=1.500A  
AUDIO\_O=1.000A  
ODD=1.000A  
TOTAL=5.000A

$$V_{OUT} = V_{REF} * (1 + R2/R1)$$

VREF = 0.784V MIN  
0.800V TYP  
0.816V MAX

POWER SUPPLY 3.3V/5V MAIN SWITCH

## 5V DC/DC

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	82 OF	97
NONE			


D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1





**S0 AND S3 FETS**

SYNC\_MASTER=M51\_PAUL      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>A</b>
	SCALE NONE	SHEET 83 OF 97	

# Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PP1V8\_S0\_MXM

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Note: PCI-E Lanes are reversed to untangle routes  
 Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

**MXM SPEC POWER REQUIREMENTS**  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)


VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

M51: FIX ON CARD ALLOWS US TO NOT STUFF MOST OF THE 1.8V DECOUPLING, WITH NO DROOP OR NOISE

PLACE CAPS NEAR NB



SCALE COUNT  
 1.33333 A/V .004296875 A/COUNT  
 ADC IS 10BIT 0 TO 1023  
 0 TO 3.3V



SCALE COUNT  
 4 V/V .0129 V/COUNT  
 ADC IS 10BIT 0 TO 1023  
 0 TO 3.3V

**MXM PCI-E & PWR**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	84 OF	97
NONE			

# Page Notes


Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP2V5\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_GPU\_THRM\_DATA  
 - =SMB\_GPU\_THRM\_CLK

BOM options provided by this page:  
 (NONE)

**MXM SPEC POWER REQUIREMENTS**  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



**MXM I/O**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	85 OF 97	
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP12V\_LCD  
 - =PP24V\_INVERTER  
 - =PP3V3\_S0\_VIDEO



Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

97 94 3 =PP3V3\_S0\_VIDEO =PP3V3\_DDC\_LCD 94


## LCD (LVDS) INTERFACE

## INVERTER INTERFACE



CRITICAL  
SDF9400  
STDOFF-3MMOD4.6MMH-1.35-TH


CRITICAL  
J9402  
53307-3072  
F-ST-SM



Panel has 4.7K DDC pull-ups  
 MXM also has 2.2K pull-ups







C9410  
0.001uF  
20V  
50V  
CERM  
402

CRITICAL  
SDF9401  
STDOFF-3MMOD4.6MMH-1.35-TH



Internal Display Conns  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	A
SCALE	SHT	94 OF	97
NONE			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
15250469	5	27NH, 402, INDUCTOR, MAGLAYERS	L9740, L9741, L9742, L9760, L9761	

External Display Conns

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART