

SANTANA - M51 MLB

EVT -- 05/19/06

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
				DATE	DATE
17		440406	ENGINEERING RELEASED	05/19/06	06/22/04

PDF	CSA	CONTENTS	MASTER	DATE
2	2	System Block Diagram	M51_PAUL	05/19/2006
3	3	Power Block Diagram	M51_PAUL	05/19/2006
4	4	BOM Config	M51_DAVE (MASTER)	
5	5	FUNC TEST 1 OF 2	M51_HENRY	05/19/2006
6	6	POWER CONN / MISC	M51_PAUL	05/19/2006
7	7	CPU 1 OF 2-FSB	M50_HENRY	05/19/2006
8	8	CPU 2 OF 2-PWR/GND	M50_HENRY	05/19/2006
9	9	CPU DECAPS & VID<>	M51_HENRY	05/19/2006
10	10	ASIC TEMP SENSORS	M51_DAVE (MASTER)	
11	11	CPU ITP700FLEX DEBUG	M50_HENRY	05/19/2006
12	12	NB CPU Interface	M50_HENRY	05/19/2006
13	13	NB PEG / Video Interfaces	M50_HENRY	05/19/2006
14	14	NB Misc Interfaces	M50_HENRY	05/19/2006
15	15	NB DDR2 Interfaces	M50_HENRY	05/19/2006
16	16	NB Power 1	M51_HENRY	05/19/2006
17	17	NB Power 2	M51_HENRY	05/19/2006
18	18	NB Grounds	M50_HENRY	05/19/2006
19	19	NB (GM) Decoupling	M51_DAVE (MASTER)	
20	20	NB Config Straps	M50_HENRY	05/19/2006
21	21	SB: 1 OF 4	M50_DOUG	05/19/2006
22	22	SB: 2 OF 4	M50_DOUG	05/19/2006
23	23	SB: 3 OF 4	M51_DOUG	05/19/2006
24	24	SB: 4 OF 4	M50_DOUG	05/19/2006
25	25	SB: DECOUPLING	M51_DOUG	05/19/2006
26	26	SB: MISC	M50_DOUG	05/19/2006
27	27	M51 SMBus Connections	M51_DAVE (MASTER)	
28	28	DDR2 SO-DIMM Connector A	M50_HENRY	05/19/2006
29	29	DDR2 SO-DIMM Connector B	M50_HENRY	05/19/2006
30	30	Memory Active Termination	M50_HENRY	05/19/2006
31	31	Memory Vtt Supply	M50_HENRY	05/19/2006
32	33	CLOCKS	M50_HENRY	05/19/2006
33	34	CLOCKS: TERMINATIONS	M51_HENRY	05/19/2006
34	38	Disk Connectors	M51_DOUG	05/19/2006
35	41	ETHERNET CONTROLLER	M50_DOUG	05/19/2006
36	42	ETHERNET MISC	M51_DOUG	05/19/2006
37	43	ETHERNET CONNECTOR	M51_DOUG	05/19/2006

PDF	CSA	CONTENTS	MASTER	DATE
38	44	FW: 1394B-LINK/PHY	M51_DOUG	05/19/2006
39	45	FW: 1394B MISC	M51_DOUG	05/19/2006
40	46	FIREWIRE CONNECTORS	M51_DOUG	05/19/2006
41	47	USB Device Interfaces	M51_DOUG	05/19/2006
42	53	AIRPORT CONN	M51_DOUG	05/19/2006
43	54	PCI-E CONNECTIONS	M51_DOUG	05/19/2006
44	58	SMC	M50_HENRY	05/19/2006
45	59	SMC & TPM SUPPORT	M51_HENRY	05/19/2006
46	60	LPC+ CONN	M51_HENRY	05/19/2006
47	63	SPI BOOTROM	M50_DOUG	05/19/2006
48	65	HD AND OD FAN	M51_HENRY	05/19/2006
49	66	CPU FAN, HD & OD TEMP	M51_HENRY	05/19/2006
50	67	TPM	M50_HENRY	05/19/2006
51	68	AUDIO: CODEC	AUDIO	05/19/2006
52	69	AUDIO: LINE INPUT AMP	AUDIO	05/19/2006
53	70	AUDIO: COMBO OUT AMP	AUDIO	05/19/2006
54	71	AUDIO: SPEAKER AMP_1	AUDIO	05/19/2006
55	72	AUDIO: SPEAKER AMP	AUDIO	05/19/2006
56	73	AUDIO: CONNECTORS	AUDIO	05/19/2006
57	74	AUDIO: POWER SUPPLIES	AUDIO	05/19/2006
58	75	IMVP6 CPU VCore Regulator	M50_PAUL	05/19/2006
59	76	CPU & SYSTEM SENSE	M51_DAVE (MASTER)	
60	77	PWR GOOD	M51_PAUL	05/19/2006
61	78	3V DC/DC 2.5V	M51_PAUL	05/19/2006
62	79	1.8V & 1.2V VREG	M51_PAUL	05/19/2006
63	80	1.5V_S0 & 1.05V_S0 VREG	M51_PAUL	05/19/2006
64	82	5V DC/DC	M50_PAUL	05/19/2006
65	83	S0 AND S3 FETS	M51_PAUL	05/19/2006
66	84	MXM PCI-E & PWR	M51_DAVE (MASTER)	
67	85	MXM I/O	M51_DAVE (MASTER)	
68	94	Internal Display Conns	M51_DAVE (MASTER)	
69	97	External Display Conns	M51_DAVE (MASTER)	

Schematic / PCB #'s


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7039	1	PCB, SCHEM, MLB, M51	SCH1		
820-1984	1	PCB, FAB, MLB, M51	MLB1		



<p style="font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p>METRIC</p>	<p>Apple Computer Inc.</p> <p style="font-size: x-small;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: x-small;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: x-small;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="font-size: x-small;">II NOT TO REPRODUCE OR COPY IT</p> <p style="font-size: x-small;">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="font-size: large; font-weight: bold;">SCHEM SANTANA</p> <p style="font-size: x-small;">DRAWING NUMBER 051-7039 REV. 17</p> <p style="font-size: x-small; text-align: right;">SHT 1 OF 97</p>
--	----------------------	--

D
C
B
A

D
C
B
A




System Block Diagram

SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	
NONE	2	97	



"S0" RAILS
ONLY ON IN RUN

"S3" RAILS
ON IN RUN AND SLEEP

"S5" RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

Power Block Diagram

SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	
NONE	3	97	

Production BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7512	PCBA,MLB,2.33GHz,M51	M51_COMMON,M51_BEST,EEE_V4K
630-7595	PCBA,MLB,2.16GHz,M51	M51_COMMON,M51_BETTER,EEE_VMD

Development BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
603-8960	PCBA,DEVBOM,M51	M51_DEVELOPMENT

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M51_COMMON	COMMON,M51_COMMON1,M51_COMMON2,ALTERNATE
M51_COMMON1	NB_TSENS_EXT,CPU_TSENS_EXT,GPU_TSENS_INT,GPU_TSENS_EXT,MXM_ROM,NBCFG_PEG_REVERSE
M51_COMMON2	SB_SYSRST_4_PVT,ITP,MEROM
M51_DEVELOPMENT	DEVELOPMENT,M51_DEV1
M51_DEV1	CPU_PWR_SENSE,CPU_TSENS_INT,MXM_PWR_SENSE,SYS_PWR_SENSE,AMB_TSENS

MEROM BOM OPTION DUE TO PAGE 76 SHARING W/ M50

BarCode Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:VMD]	CRITICAL	EEE_VMD
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:V4K]	CRITICAL	EEE_V4K

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
511S0025	1	IC,CPU-SKT,479BGA	J0700	CRITICAL	
338S0328	1	IC,945PM,NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	
359S0101	1	IC,CY28445-5,CLK GEN,68PIN QFN	U3301	CRITICAL	
338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN,NO	U4101	CRITICAL	
341S1797	1	IC,ENET LAN ROM	U4102	CRITICAL	
341S1789	1	IC,TPM,TSSOP,28P	U6700	CRITICAL	
353S1465	1	IC,CPU VREG,IMVP,TWO PHASE,SCREENED	U7500	CRITICAL	
341S1892	1	IC,2K I2C EEPROM,MXM,M51	U8570	CRITICAL	MXM_ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341T0019	1	IC,EFI BOOT ROM,M51	U6301	CRITICAL	
341T0020	1	IC,SMC,M51	U5800	CRITICAL	
337S3292	1	MEROM 2.3GHZ, M51	CPU	CRITICAL	M51_BEST
337S3293	1	MEROM 2.16GHZ, M51	CPU	CRITICAL	M51_BETTER

Misc. Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0048	1	BAT,COIN,3V,220MAH,CR2032	BT2600	CRITICAL	NOSTUFF
820-2038	1	IO ALIGNMENT BOARD, M51	PCB2	CRITICAL	
946-0743	1	IO ALIGNMENT BOARD ADHESIVE	ADH1	CRITICAL	

BATTERY IS INSTALLED AT FATP

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0086	126S0078		ALL	Sanyo alt for Nich.
126S0099	126S0073		ALL	Sanyo alt for Nich.
126S0068	126S0088		ALL	Sanyo alt for Nich.

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0141	378S0140		ALL	GREEN LED ALT.
359S0117	359S0101		U3301	SILICO CK410 CLOCK
353S1461	353S1465		U7500	CPU VREG NEW REV

BOM Config

SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHEET	OF	REV.
	NONE	4	97	17



SIZE	DRAWING NUMBER	REV.
D	051-7039	17

8

7

6

5

4

3

2

1

LAYOUT: PLACE CLOSE TO DESTINATION
* OPPOSITE END FROM CLOCK BUFFER

FSB SIGNALS

34 21 SB_CLK100M_SATA_P PP6C4 OMIT P4MM
34 21 SB_CLK100M_SATA_N PP6C5 OMIT P4MM

34 21 SB_CLK14P3M_TIMER PP6D9 OMIT P4MM
34 23 SB_CLK48M_USBCTLR PP6E0 OMIT P4MM

34 22 PCI_CLK_SB PP6D0 OMIT P4MM
44 34 PCI_CLK_FW PP626 OMIT P4MM
58 34 PCI_CLK_SMC PP627 OMIT P4MM

LAYOUT NOTE: PLACE NEAR SOUTHBRIDGE

38 21 IDE_PDIO_L PP6C6 OMIT P4MM
38 21 IDE_PDIO_RY PP6C7 OMIT P4MM
38 21 IDE_PDD<9> PP6C8 OMIT P4MM

54 22 PCIE_B_D2R_P PP600 OMIT P4MM
54 22 PCIE_B_D2R_N PP601 OMIT P4MM
22 14 DMI_N2S_P<0> PP6D3 OMIT P4MM
22 14 DMI_N2S_N<0> PP6D4 OMIT P4MM

67 60 58 21 5 LPC_FRAME_L PP6D8 OMIT P4MM
63 58 22 SPI_S0 PP612 OMIT P4MM
63 58 22 SPI_S1 PP613 OMIT P4MM

ALL I2C BUSES (PLACE IN ACCESSIBLE LOCATION TOP SIDE)

27 SMBUS_SB_SCL PP604 OMIT P4MM
27 SMBUS_SB_SDA PP605 OMIT P4MM

27 SMBUS_SMC_A_S3_SCL PP610 OMIT P4MM
27 SMBUS_SMC_A_S3_SDA PP611 OMIT P4MM

12 11 7 FSB_CPURST_L PP621 OMIT P4MM

LAYOUT NOTE: PLACE NEAR NORTHBRIDGE

75 26 14 5 VR_PWRGOOD_DELAY PP665 OMIT P4MM
14 NB_RST_IN_LR PP666 OMIT P4MM

22 14 DMI_S2N_N<0> PP673 OMIT P4MM
22 14 DMI_S2N_P<0> PP674 OMIT P4MM
19 14 MEM_VREF_NB_0 PP6E1 OMIT P4MM
19 14 MEM_VREF_NB_1 PP675 OMIT P4MM

14 NB_CFG<17> I473 NC_NB_CFG<17> MAKE_BASE=TRUE
14 NB_CFG<15> I474 NC_NB_CFG<15> MAKE_BASE=TRUE
14 NB_CFG<14> I475 NC_NB_CFG<14> MAKE_BASE=TRUE
14 NB_CFG<13> I476 NC_NB_CFG<13> MAKE_BASE=TRUE
14 NB_CFG<12> I477 NC_NB_CFG<12> MAKE_BASE=TRUE
14 NB_CFG<11> I478 NC_NB_CFG<11> MAKE_BASE=TRUE
14 NB_CFG<10> I479 NC_NB_CFG<10> MAKE_BASE=TRUE
14 NB_CFG<8> I480 NC_NB_CFG<8> MAKE_BASE=TRUE
14 NB_CFG<6> I482 NC_NB_CFG<6> MAKE_BASE=TRUE
14 NB_CFG<4> I483 NC_NB_CFG<4> MAKE_BASE=TRUE
14 NB_CFG<3> I484 NC_NB_CFG<3> MAKE_BASE=TRUE

22 PCI_GNT3_L I513 TP_PCI_GNT3_L MAKE_BASE=TRUE

SPARE USB PORT
22 USB_F_N TP_USB_F_N MAKE_BASE=TRUE
22 USB_F_P TP_USB_F_P MAKE_BASE=TRUE

INVERTER DOES NOT USE THIS SIGNAL
19 LVDS_BKLTEN TP_LVDS_BKLTEN MAKE_BASE=TRUE

64 NC_AUD_BI_PORT_G_L NO_TEST=TRUE
64 NC_AUD_VREF_PORT_C NO_TEST=TRUE
64 NC_AUD_VREF_PORT_D NO_TEST=TRUE
64 NC_SMC_BATT_CHG_EN NO_TEST=TRUE
64 NC_SMC_BATT_ISET NO_TEST=TRUE
64 NC_SMC_BATT_TRICKLE_EN_L NO_TEST=TRUE
64 NC_SMC_BATT_VSET NO_TEST=TRUE
64 NC_SMC_P20 NO_TEST=TRUE
64 NC_SMC_P21 NO_TEST=TRUE
64 NC_SMC_P22 NO_TEST=TRUE
64 NC_SMC_P23 NO_TEST=TRUE
64 NC_SMC_P26 NO_TEST=TRUE
64 NC_SMC_P27 NO_TEST=TRUE
64 NC_SMC_SYS_ISET NO_TEST=TRUE
64 NC_SMC_SYS_VSET NO_TEST=TRUE
64 NC_SMS_X_AXIS NO_TEST=TRUE
64 NC_SMS_Y_AXIS NO_TEST=TRUE
64 NC_SMS_Z_AXIS NO_TEST=TRUE

64 13 PEG_R2D_C_N<0> NO_TEST=TRUE
64 13 PEG_R2D_C_P<0> NO_TEST=TRUE
64 13 PEG_R2D_C_N<1> NO_TEST=TRUE
64 13 PEG_R2D_C_P<1> NO_TEST=TRUE
64 13 PEG_R2D_C_N<2> NO_TEST=TRUE
64 13 PEG_R2D_C_P<2> NO_TEST=TRUE
64 13 PEG_R2D_C_N<3> NO_TEST=TRUE
64 13 PEG_R2D_C_P<3> NO_TEST=TRUE
64 13 PEG_R2D_C_N<4> NO_TEST=TRUE
64 13 PEG_R2D_C_P<4> NO_TEST=TRUE
64 13 PEG_R2D_C_N<5> NO_TEST=TRUE
64 13 PEG_R2D_C_P<5> NO_TEST=TRUE
64 13 PEG_R2D_C_N<6> NO_TEST=TRUE
64 13 PEG_R2D_C_P<6> NO_TEST=TRUE
64 13 PEG_R2D_C_N<7> NO_TEST=TRUE
64 13 PEG_R2D_C_P<7> NO_TEST=TRUE
64 13 PEG_R2D_C_N<8> NO_TEST=TRUE
64 13 PEG_R2D_C_P<8> NO_TEST=TRUE
64 13 PEG_R2D_C_N<9> NO_TEST=TRUE
64 13 PEG_R2D_C_P<9> NO_TEST=TRUE
64 13 PEG_R2D_C_N<10> NO_TEST=TRUE
64 13 PEG_R2D_C_P<10> NO_TEST=TRUE
64 13 PEG_R2D_C_N<11> NO_TEST=TRUE
64 13 PEG_R2D_C_P<11> NO_TEST=TRUE
64 13 PEG_R2D_C_N<12> NO_TEST=TRUE
64 13 PEG_R2D_C_P<12> NO_TEST=TRUE
64 13 PEG_R2D_C_N<13> NO_TEST=TRUE
64 13 PEG_R2D_C_P<13> NO_TEST=TRUE
64 13 PEG_R2D_C_N<14> NO_TEST=TRUE
64 13 PEG_R2D_C_P<14> NO_TEST=TRUE
64 13 PEG_R2D_C_N<15> NO_TEST=TRUE
64 13 PEG_R2D_C_P<15> NO_TEST=TRUE

73 NC_J7302_3 NO_TEST=TRUE
73 NC_J7302_6 NO_TEST=TRUE
68 NC_AUD_BI_PORT_E_L NO_TEST=TRUE
68 NC_AUD_BI_PORT_E_R NO_TEST=TRUE
68 NC_SMC_MEM_ISENSE NO_TEST=TRUE
68 NC_AUD_BI_PORT_H_L NO_TEST=TRUE
68 NC_AUD_BI_PORT_H_R NO_TEST=TRUE
68 NC_AUD_VREF_PORT_B NO_TEST=TRUE

29 TP_MEM_B_A<15> NO_TEST=TRUE
29 TP_MEM_B_A<14> NO_TEST=TRUE


64 13 PEG_R2D_N<0> NO_TEST=TRUE
64 13 PEG_R2D_P<0> NO_TEST=TRUE
64 13 PEG_R2D_N<1> NO_TEST=TRUE
64 13 PEG_R2D_P<1> NO_TEST=TRUE
64 13 PEG_R2D_N<2> NO_TEST=TRUE
64 13 PEG_R2D_P<2> NO_TEST=TRUE
64 13 PEG_R2D_N<3> NO_TEST=TRUE
64 13 PEG_R2D_P<3> NO_TEST=TRUE
64 13 PEG_R2D_N<4> NO_TEST=TRUE
64 13 PEG_R2D_P<4> NO_TEST=TRUE
64 13 PEG_R2D_N<5> NO_TEST=TRUE
64 13 PEG_R2D_P<5> NO_TEST=TRUE
64 13 PEG_R2D_N<6> NO_TEST=TRUE
64 13 PEG_R2D_P<6> NO_TEST=TRUE
64 13 PEG_R2D_N<7> NO_TEST=TRUE
64 13 PEG_R2D_P<7> NO_TEST=TRUE
64 13 PEG_R2D_N<8> NO_TEST=TRUE
64 13 PEG_R2D_P<8> NO_TEST=TRUE
64 13 PEG_R2D_N<9> NO_TEST=TRUE
64 13 PEG_R2D_P<9> NO_TEST=TRUE
64 13 PEG_R2D_N<10> NO_TEST=TRUE
64 13 PEG_R2D_P<10> NO_TEST=TRUE
64 13 PEG_R2D_N<11> NO_TEST=TRUE
64 13 PEG_R2D_P<11> NO_TEST=TRUE
64 13 PEG_R2D_N<12> NO_TEST=TRUE
64 13 PEG_R2D_P<12> NO_TEST=TRUE
64 13 PEG_R2D_N<13> NO_TEST=TRUE
64 13 PEG_R2D_P<13> NO_TEST=TRUE
64 13 PEG_R2D_N<14> NO_TEST=TRUE
64 13 PEG_R2D_P<14> NO_TEST=TRUE
64 13 PEG_R2D_N<15> NO_TEST=TRUE
64 13 PEG_R2D_P<15> NO_TEST=TRUE

76 75 3 PPVOCORE_CPU FUNC_TEST=TRUE
83 78 1 PP2V3_S5 FUNC_TEST=TRUE
83 79 1 PP1V8_S3 FUNC_TEST=TRUE
80 3 PP1V2_S3 FUNC_TEST=TRUE
80 3 PP1V5_S0 FUNC_TEST=TRUE
80 34 3 PP1V05_S0 FUNC_TEST=TRUE
83 82 80 79 78 77 59 5 3 PP5V_S5 FUNC_TEST=TRUE
97 83 75 59 3 PP5V_S0 FUNC_TEST=TRUE
83 82 80 79 78 77 59 5 3 PP5V_S5 FUNC_TEST=TRUE
80 79 78 77 76 66 65 26 6 5 3 PP3V3_S5 FUNC_TEST=TRUE
84 83 76 41 27 26 10 6 3 PP3V3_S0 FUNC_TEST=TRUE
83 3 PP24V_S0 FUNC_TEST=TRUE

11 7 XDP_BPM_L<3> FUNC_TEST=TRUE
11 7 XDP_BPM_L<2> FUNC_TEST=TRUE
11 7 XDP_BPM_L<1> FUNC_TEST=TRUE
11 7 XDP_BPM_L<0> FUNC_TEST=TRUE
26 11 7 XDP_DRRSTBT_L FUNC_TEST=TRUE
26 5 SW_RST_BTN_L FUNC_TEST=TRUE
59 5 POWER_BUTTON_L FUNC_TEST=TRUE
67 60 58 21 LPC_AD<0> FUNC_TEST=TRUE
67 60 58 21 LPC_AD<1> FUNC_TEST=TRUE
67 60 58 21 LPC_AD<2> FUNC_TEST=TRUE
67 60 58 21 LPC_AD<3> FUNC_TEST=TRUE
67 60 58 21 LPC_FRAME_L FUNC_TEST=TRUE
67 60 58 21 PM_CLKRUN_L FUNC_TEST=TRUE
60 58 22 BOOT_LPC_SPI_L FUNC_TEST=TRUE
60 6 DEBUG_RST_L FUNC_TEST=TRUE
60 59 21 FWH_INIT_L FUNC_TEST=TRUE
60 34 PCI_CLK_PORT80 FUNC_TEST=TRUE
67 60 58 23 INT_SERIRQ FUNC_TEST=TRUE
67 60 58 23 PM_SUS_STAT_L FUNC_TEST=TRUE
60 58 SMC_MD1 FUNC_TEST=TRUE
60 58 SMC_RST_L FUNC_TEST=TRUE
60 58 SMC_NMI FUNC_TEST=TRUE
60 23 SV_SETUP_FUNC_TEST=TRUE
76 58 ISENSE_CAL_EN FUNC_TEST=TRUE
94 85 INV_ENABLE_BL FUNC_TEST=TRUE
94 LCD_PWM FUNC_TEST=TRUE
75 8 CPU_VID<0> FUNC_TEST=TRUE
75 8 CPU_VID<1> FUNC_TEST=TRUE
75 8 CPU_VID<2> FUNC_TEST=TRUE
75 8 CPU_VID<3> FUNC_TEST=TRUE
75 8 CPU_VID<4> FUNC_TEST=TRUE
75 8 CPU_VID<5> FUNC_TEST=TRUE
75 8 CPU_VID<6> FUNC_TEST=TRUE
75 21 4 PM_DPRS1_PVR FUNC_TEST=TRUE
75 21 4 CPU_DPRST_L FUNC_TEST=TRUE
75 21 7 VR_PWRGOOD_DELAY_FUNC_TEST=TRUE
76 26 14 5 VR_PWRGD_CK410 FUNC_TEST=TRUE
84 77 58 26 ALL_SYS_PWRGD_FUNC_TEST=TRUE
77 58 23 PM_SLP_S4_L FUNC_TEST=TRUE
80 79 77 58 23 PM_SLP_S3_L FUNC_TEST=TRUE

60 59 58 SMC_TCK FUNC_TEST=TRUE
60 59 58 SMC_TDI FUNC_TEST=TRUE
60 59 58 SMC_TDO FUNC_TEST=TRUE
60 59 58 SMC_TMS FUNC_TEST=TRUE
60 58 SMC_TRST_L FUNC_TEST=TRUE
60 59 58 SMC_TX_L FUNC_TEST=TRUE
60 59 58 SMC_RX_L FUNC_TEST=TRUE
58 SMC_MANUAL_RST_L FUNC_TEST=TRUE
11 7 XDP_TCK FUNC_TEST=TRUE
11 7 XDP_TDI FUNC_TEST=TRUE
11 7 XDP_TDO FUNC_TEST=TRUE
11 7 XDP_TMS FUNC_TEST=TRUE
11 7 XDP_TRST_L FUNC_TEST=TRUE
59 5 POWER_BUTTON_L FUNC_TEST=TRUE
26 5 SW_RST_BTN_L FUNC_TEST=TRUE
16 NB_TSENS_HS_DXP FUNC_TEST=TRUE
16 NB_TSENS_HS_DYN FUNC_TEST=TRUE
34 11 CPU_XDP_CLK_N FUNC_TEST=TRUE
34 11 CPU_XDP_CLK_P FUNC_TEST=TRUE
11 7 ITPRESET_L FUNC_TEST=TRUE
11 7 XDP_BPM_L<5> FUNC_TEST=TRUE
11 7 XDP_BPM_L<4> FUNC_TEST=TRUE

MISC GROUND VIAS



FUNC TEST 1 OF 2
SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-7039 REV. 17 SCALE NONE SHIT 5 OF 97

8

7

6

5




4

3



2

1

SYSTEM STATUS




C



HEATSINK BACKER PLATE STANDOFFS

LOCATED NORTH OF CPU



POWER CONN / MISC


SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	REV.
NONE	6	97	

CPU HEATSINK MOUNTING HOLES




WE HAD A 330UF ELEC CAP HERE FOR 1.05V RAIL - CHECK WE CAN REMOVE

VCCP CORE DECOUPLING



VCC CORE DECOUPLING

DESIGN FOR 44 CERAMIC AND 3 ELECT BULK 1800UF



CPU DECAPS & VID<>
 SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	REV.
NONE	9	97	

D

C

B

A

D


C

B

A

CPU INTERNAL DIODE THERMAL SENSOR


NOTE:
IF CPU T DIODE TO BE READ IN OFF STATE,
THEN THIS SHOULD BE S5



LAYOUT NOTE:
ADD GND GUARD TRACES FOR CPU_THERMD_P/N
ROUTE ON SAME LAYER WITH 0.254MM TRACE WIDTH & SPACING.


NOTE: SYMBOL SHOULD BE SHOWN ADT7461A

NB HEATSINK TEMPERATURE SENSE



I2C ADDRESS: 90 (1001 000)

CPU AND GPU REMOTE HEATSINK THERMAL SENSORS




I2C ADDR: 0x94

I2C ADDR: 0x94


I2C ADDR: 0x96

MXM CARD TEMPERATURE SENSOR
(GPU INTERNAL DIODE)



NOTE: I2C ADDR: 98(1001 100) ON NVIDIA CARD
MAY NOT BE CONSISTENT WITH OTHER CARDS


AMBIENT TEMPERATURE (CPU FAN INTAKE) SENSOR



ASIC TEMP SENSORS			
SYNC_MASTER=M51_DAVE	DRAWING NUMBER		REV.
	D	051-7039	17
SCALE		SHT	10 OF 97
NONE			

APPLE COMPUTER INC.

CPU ITP700FLEX DEBUG SUPPORT




ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX CONNECTOR'S FBO PIN.

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM. (DEBUG PORT ACTIVE)
(DBR#) TO ICH7M SYS_RST*, AND WITH SYSTEM RESET LOGIC (DEBUG PORT RESET)

CPU ITP700FLEX DEBUG
 SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	11 OF	97
NONE			



NB CPU Interface

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	12 OF 97	
NONE			




LVDS Disable
 Can leave all signals NC if LVDS is not implemented
 Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
 VCCD_LVDS must remain powered with proper decoupling.
 Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit
 filtering components. Unused DAC outputs should
 connect to GND through 75-ohm resistors.


TV-Out Disable
 Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
 Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
 VCCA_TVVBG to 1.5V power rail. Tie VSSA_TVVBG to GND.

CRT Disable
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
 HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
 rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



NB PEG / Video Interfaces
 SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	13 OF 97	
NONE			




NB Misc Interfaces

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	14 OF 97	
NONE			



NB DDR2 Interfaces

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	15 OF 97	
NONE			



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.
 OMIT

U1200
 945GM
 NB
 BGA
 (7 OF 10)
 NCTF

VCCAUX_NCTF0
 VCCAUX_NCTF1
 VCCAUX_NCTF2
 VCCAUX_NCTF3
 VCCAUX_NCTF4
 VCCAUX_NCTF5
 VCCAUX_NCTF6
 VCCAUX_NCTF7
 VCCAUX_NCTF8
 VCCAUX_NCTF9
 VCCAUX_NCTF10
 VCCAUX_NCTF11
 VCCAUX_NCTF12
 VCCAUX_NCTF13
 VCCAUX_NCTF14
 VCCAUX_NCTF15
 VCCAUX_NCTF16
 VCCAUX_NCTF17
 VCCAUX_NCTF18
 VCCAUX_NCTF19
 VCCAUX_NCTF20
 VCCAUX_NCTF21
 VCCAUX_NCTF22
 VCCAUX_NCTF23
 VCCAUX_NCTF24
 VCCAUX_NCTF25
 VCCAUX_NCTF26
 VCCAUX_NCTF27
 VCCAUX_NCTF28
 VCCAUX_NCTF29
 VCCAUX_NCTF30
 VCCAUX_NCTF31
 VCCAUX_NCTF32
 VCCAUX_NCTF33
 VCCAUX_NCTF34
 VCCAUX_NCTF35
 VCCAUX_NCTF36
 VCCAUX_NCTF37
 VCCAUX_NCTF38
 VCCAUX_NCTF39
 VCCAUX_NCTF40
 VCCAUX_NCTF41
 VCCAUX_NCTF42
 VCCAUX_NCTF43
 VCCAUX_NCTF44
 VCCAUX_NCTF45
 VCCAUX_NCTF46
 VCCAUX_NCTF47
 VCCAUX_NCTF48
 VCCAUX_NCTF49
 VCCAUX_NCTF50
 VCCAUX_NCTF51
 VCCAUX_NCTF52
 VCCAUX_NCTF53
 VCCAUX_NCTF54
 VCCAUX_NCTF55
 VCCAUX_NCTF56
 VCCAUX_NCTF57

=PP1V5_S0_NB_VCCAUX_3 17 19

VCC_0
 VCC_1
 VCC_2
 VCC_3
 VCC_4
 VCC_5
 VCC_6
 VCC_7
 VCC_8
 VCC_9
 VCC_10
 VCC_11
 VCC_12
 VCC_13
 VCC_14
 VCC_15
 VCC_16
 VCC_17
 VCC_18
 VCC_19
 VCC_20
 VCC_21
 VCC_22
 VCC_23
 VCC_24
 VCC_25
 VCC_26
 VCC_27
 VCC_28
 VCC_29
 VCC_30
 VCC_31
 VCC_32
 VCC_33
 VCC_34
 VCC_35
 VCC_36
 VCC_37
 VCC_38
 VCC_39
 VCC_40
 VCC_41
 VCC_42
 VCC_43
 VCC_44
 VCC_45
 VCC_46
 VCC_47
 VCC_48
 VCC_49
 VCC_50
 VCC_51
 VCC_52
 VCC_53
 VCC_54
 VCC_55
 VCC_56
 VCC_57
 VCC_58
 VCC_59
 VCC_60
 VCC_61
 VCC_62
 VCC_63
 VCC_64
 VCC_65
 VCC_66
 VCC_67
 VCC_68
 VCC_69
 VCC_70
 VCC_71
 VCC_72
 VCC_73
 VCC_74
 VCC_75
 VCC_76
 VCC_77
 VCC_78
 VCC_79
 VCC_80
 VCC_81
 VCC_82
 VCC_83
 VCC_84
 VCC_85
 VCC_86
 VCC_87
 VCC_88
 VCC_89
 VCC_90
 VCC_91
 VCC_92
 VCC_93
 VCC_94
 VCC_95
 VCC_96
 VCC_97
 VCC_98
 VCC_99
 VCC_100
 VCC_101
 VCC_102
 VCC_103
 VCC_104
 VCC_105
 VCC_106
 VCC_107
 VCC_108
 VCC_109
 VCC_110
 VCC_111

OMIT

NB_VCCSM_LF4
 NB_VCCSM_LF5

NB_VCCSM_LF2
 NB_VCCSM_LF1

C1614
 0.47uF
 6.3V
 CERM-XSR
 402

C1613
 0.47uF
 6.3V
 CERM-XSR
 402

C1615
 0.47uF
 6.3V
 CERM-XSR
 402

C1620
 10uF
 6.3V
 CERM-XSR
 805-1

C1621
 10uF
 6.3V
 CERM-XSR
 805-1

C1610
 0.47uF
 6.3V
 CERM-XSR
 402

C1612
 0.47uF
 6.3V
 CERM-XSR
 402

C1611
 0.47uF
 6.3V
 CERM-XSR
 402


Layout Note:
 Place near pin BA23

Layout Note:
 Place in cavity
 (Need to better define cavity)

Layout Note:
 Place near pin BA15

NB Power 1
 SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	16 OF	97
NONE			



Pre-release

NB Power 2

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-7039	REV.	17
	SCALE	NONE	SHT	17 OF	REV.	97



NB Grounds

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 18 OF 97	

D

D

C

C


B

B


A

A








TVOUT DISABLE




LVDS DISABLE



DISPLAY DISABLE




TVOUT DISABLE



NB (GM) Decoupling
 SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	19 OF	97
NONE			



NB_CFG<3>	RESERVED
-----------	----------

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
-----------	--

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

NB_CFG<10>	RESERVED
------------	----------


NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---

NB_CFG<11>	RESERVED
------------	----------

NB_CFG<20>	Internal pull-down
------------	--------------------

NB Config Straps
 SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	20 OF 97	
NONE			



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS AS NC


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4
 SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	21 OF 97	
NONE			



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	22 OF	97
NONE			

SB BOOT BIOS SELECT

	STRAP	GNT5#	GNT4#
LPC (DEFAULT)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF

NOTE: GNT4# HAS INT PU: ENABLED ONLY WHEN PCIRST# = 0 AND FWR0K = H
GNT5# HAS INT PU (NOMINAL = 20K, SIMULATION = 15K-35K)

NOTE: R2210 WAS PD ON PIN A14 = FWH_TBL_L

BOM NOTE FOR PD ON PCI_GNT3_L:
NO STUFF - DEFAULT
STUFF - A16 SWAP OVERRIDE
(STRAPPED TO TOP-BLOCK SWAP MODE
IF SB INVERTS A16 FOR ALL CYCLES
(TARGETING FWH BIOS SPACE))

U2100 ICH7-M SB BGA (2 OF 6)

PCI

REQ0* D7 26 PCI REQ0 L (TH)
GNT0* E7 TP PCI GNT0 L
REQ1* C16 PCI REQ1 L 26 44
GNT1* D16 PCI GNT1 L 44
REQ2* C17 26 PCI REQ2 L (TH)
GNT2* D17 TP PCI GNT2 L
REQ3* F13
GNT3* A13
REQ4*/GPIO22 A8
GNT4*/GPIO48 A14 SB GPIO 48
GPIO1*/REQ5* C8
GPIO17*/GNT5* D8

INT I/F GPIO2/PIRQ*

GPIO2/PIRQ* G8 26 SB GPIO2 (TD)
GPIO3/PIRQ* F7 18 26 SB GPIO3 (TD)
GPIO4/PIRQ* F8 26 SB GPIO4 (TD)
GPIO5/PIRQ* G7 26 ODD PWR EN L (TD)

MISC

TP_SB_XOR_AE5 AE5 RSVDS0
TP_SB_XOR_AD5 AD5 RSVDS1
TP_SB_XOR_AG4 AG4 RSVDS2
TP_SB_XOR_AH4 AH4 RSVDS3
TP_SB_XOR_AD9 AD9 RSVDS4

RSVDS5 AE9 TP_SB_XOR_AE9
RSVDS6 AG8 TP_SB_XOR_AG8
RSVDS7 AH8 TP_SB_XOR_AH8
RSVDS8 F21 TP_SB_RSVDS9 (AGA TP3, INTERNAL 20K PU)
MCH_SYNC* AH20 14 NB_SB_SYNC L (TH)

NOTE: CHANGE SYMBOL TO RSVDS[1-9]

U2100 ICH7-M SB BGA (3 OF 6)

PCI

REQ0* E18 AD0
GNT0* C18 AD1
REQ1* A16 AD2
GNT1* F18 AD3
REQ2* E16 AD4
GNT2* A18 AD5
REQ3* E17 AD6
GNT3* A17 AD7
REQ4*/GPIO22 A15 AD8
GNT4*/GPIO48 C14 AD9
GPIO1*/REQ5* E14 AD10
GPIO17*/GNT5* D14 AD11
REQ0* B12 AD12
GNT0* C13 AD13
REQ1* G15 AD14
GNT1* G13 AD15
REQ2* E12 AD16
GNT2* C11 AD17
REQ3* D11 AD18
REQ4* A11 AD19
GNT4* A10 AD20
REQ5* F11 AD21
GNT5* F10 AD22
REQ0* E9 AD23
GNT0* D9 AD24
REQ1* B9 AD25
GNT1* A8 AD26
REQ2* A6 AD27
GNT2* C7 AD28
REQ3* B6 AD29
GNT3* R6 AD30
REQ4* D6 AD31
GNT4* F16 FRAME*

INT I/F GPIO2/PIRQ*

PIRQA* A3
PIRQB* B4
PIRQC* C5
PIRQD* B5

MISC

RSVDS0 AE5
RSVDS1 AD5
RSVDS2 AG4
RSVDS3 AH4
RSVDS4 AD9

NOTE: CHANGE SYMBOL TO RSVDS[1-9]

U2100 ICH7-M SB BGA (4 OF 6)

PCI

REQ0* E18 AD0
GNT0* C18 AD1
REQ1* A16 AD2
GNT1* F18 AD3
REQ2* E16 AD4
GNT2* A18 AD5
REQ3* E17 AD6
GNT3* A17 AD7
REQ4*/GPIO22 A15 AD8
GNT4*/GPIO48 C14 AD9
GPIO1*/REQ5* E14 AD10
GPIO17*/GNT5* D14 AD11
REQ0* B12 AD12
GNT0* C13 AD13
REQ1* G15 AD14
GNT1* G13 AD15
REQ2* E12 AD16
GNT2* C11 AD17
REQ3* D11 AD18
REQ4* A11 AD19
GNT4* A10 AD20
REQ5* F11 AD21
GNT5* F10 AD22
REQ0* E9 AD23
GNT0* D9 AD24
REQ1* B9 AD25
GNT1* A8 AD26
REQ2* A6 AD27
GNT2* C7 AD28
REQ3* B6 AD29
GNT3* R6 AD30
REQ4* D6 AD31
GNT4* F16 FRAME*


INT I/F GPIO2/PIRQ*

PIRQA* A3
PIRQB* B4
PIRQC* C5
PIRQD* B5

MISC

RSVDS0 AE5
RSVDS1 AD5
RSVDS2 AG4
RSVDS3 AH4
RSVDS4 AD9

NOTE: CHANGE SYMBOL TO RSVDS[1-9]



NOTE FOR R2323 (DEF-NOSTUFF) | STRAPPING & PWROK RISING: SB WILL DISABLE TOO TIMER SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:
 * HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
 * CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

LAYOUT NOTE:
 PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

NOTE:
 SV_SET_UP IS LINDACARD DETECT
 HI = PRESENT
 LO = NOT PRESENT

SB: 3 OF 4
 SYNC_MASTER=M51_DUG SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	23 OF 97	
NONE			



SB: 4 OF 4

SYNC_MASTER=M50_D0UG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 24 OF 97	



SB: DECOUPLING
 SYNC_MASTER=M51_D0UG SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	25 OF	97
NONE			



SB: MISC


SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	26 OF	97
NONE			


ICH7-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections



Unused SMC "Battery A/B" SMBus



SMC "B" SMBus Connections



M51 SMBus Connections

SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	27 OF 97	
NONE			

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)


DDR2 VRef

One 0.1uF per connector



DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	28 OF	97
NONE			


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.




DDR2 Bypass Caps (For return current)




DDR2 SO-DIMM Connector B	
SYNC_MASTER=M50_HENRY	SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	29 OF	97
NONE			



516S0404
 =PP0V9_S0_MEM_TERM
 =PP1V8_S3_MEM
 SOME ANCHOR PINS CONNECTED TO NETS TO IMPROVE PLANE POUR

One cap for each side of every RPAK, one cap for every two discrete resistors
BOMOPTION shown at the top of each group applies to every part below it



PRELIMINARY

Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	
NONE	30	97	


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

DDR2 Vtt Regulator



Preliminary

Memory Vtt Supply
 SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	31 OF 97	
NONE			

D

D

C

C

B























B

A


A

FSB FREQUENCY SELECT:


	STUFF	NO STUFF
CPU DRIVEN	R3452 R3453 R3454 R3455	R3456 R3457 R3458 R3459
533MHZ (133MHZ CPU CLK)	R3452 R3453 R3454 R3455	R3456 R3457 R3458 R3459
667MHZ (166MHZ CPU CLK)	R3452 R3453 R3454 R3455	R3456 R3457 R3458 R3459



NOTE: USE THESE PULL-DOWNS IF NOT CONNECTED TO GPIO'S



NOTE: CLKREQ1 SHOULD BE DRIVEN OR PULLED DOWN BY MMX GRAPHICS CARD.



CLOCKS: TERMINATIONS

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	NONE	SHT	34 OF 97

8

7

6

5



4

3


2

1



PATA (ODD) CONNECTOR




SATA CONNECTOR





NOTE: GO TO SB AND SMC




PLACE C3805-06 CLOSE TO J3801 FOR PP5V_S0_PATA. APPLY A WIDE TRACE SHAPE FROM J3801 TO C3805-06. MIN NECK & MIN LINE WIDTH ARE CONTROLLED BY PP5V_S0 1MM / 0.6MM.



SATA PORT 0 IS NOT USED



CRITICAL
J3801
87151-5005N
P-RT-SM



Disk Connectors

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	38 OF 97	
NONE			

8

7

6


5

4

3

2

1




ETHERNET CONTROLLER
 SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	41 OF 97	
NONE			



ETHERNET MISC

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHT 42 OF	97



ETHERNET CONNECTOR
 SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	43 OF 97	
NONE			



FW: 1394B-LINK/PHY

SYNC_MASTER=M51 DOUG SYNC_DATE=05/19/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	44 OF	97
NONE			


CHARACTERIZE - CMIN=(.0077 * VDD RAMP IN MS) + .085 + OSC STARTUP TIME

THESE POWER PLANES SHOULD BE MOSTLY ISOLATED
 ??? CHECK YELLOW EDS

1394 PHY DATA/STROBE AND POWER CLASS OPTIONS





1394 PHY 1.95V REGULATOR




1394 PHY CRYSTAL OSCILLATOR

FIXME!!! CHARACTERIZE TO SEE IF THIS BRINGS US CLOSE ENOUGH TO 1.8V - 4.7 CHOSEN FOR BOM CONSOLIDATION




- FW_LINK_D0 MAKE_BASE=TRUE == FW_PHY_D0
 - FW_LINK_D1 MAKE_BASE=TRUE == FW_PHY_D1
 - FW_LINK_D2 MAKE_BASE=TRUE == FW_PHY_D2
 - FW_LINK_D3 MAKE_BASE=TRUE == FW_PHY_D3
 - FW_LINK_D4 MAKE_BASE=TRUE == FW_PHY_D4
 - FW_LINK_D5 MAKE_BASE=TRUE == FW_PHY_D5
 - FW_LINK_D6 MAKE_BASE=TRUE == FW_PHY_D6
 - FW_LINK_D7 MAKE_BASE=TRUE == FW_PHY_D7
 - FW_LINK_CTL0 MAKE_BASE=TRUE == FW_PHY_CTL0
 - FW_LINK_CTL1 MAKE_BASE=TRUE == FW_PHY_CTL1
 - FW_LINK_LCLK MAKE_BASE=TRUE == FW_PHY_LCLK
 - FW_LINK_LPS MAKE_BASE=TRUE == FW_PHY_LPS
 - FW_LINK_LREQ MAKE_BASE=TRUE == FW_PHY_LREQ
 - FW_LINK_PCLK MAKE_BASE=TRUE == FW_PHY_PCLK
 - FW_LINK_LINKON MAKE_BASE=TRUE == FW_PHY_LINKON
 - FW_LINK_PINT MAKE_BASE=TRUE == FW_PHY_PINT
- NOTE: 1K IS PER TI SPEC TO BALANCE OUT THE 470 PULLUP ON DS2
- NORMALLY TERMINATIONS WOULD GO HERE...
- SIMULATIONS SHOW THAT THERMINATIONS WERE NOT NEEDED FOR M51
- CONSTRAIN NETS TO 200-250PS IF NO TERM-Rs...


PHY DECOUPLING



1394 LINK POWER ON RESET AND PCI RESET



R4591



NOTE: 1% FOR BOM CONSOLIDATION (APPLIED TO M50)

NOTE: R SHOULD BE CHOSEN TO PREVENT OVERSHOOT

NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4450

FW: 1394B MISC

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	45 OF	97
NONE			



FIREWIRE CONNECTORS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	46 OF	97
NONE			

[LATE VG NOTES]
 CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
 IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP


"Snapback" & "Late VG" Protection

External USB Ports




LAYOUT NOTE:
PLACE C4743, C4797 & L4740
NEAR J4760 PIN 8 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.
PLACE C4742 CLOSED TO J4760.



IR RECEIVER & ALS



CAMERA & MIC




BLUETOOTH



USB Device Interfaces
SYNC_MASTER=M51_D0UG SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	47 OF	97
NONE			



LAYOUT NOTE:
 PLACE R5302-03 SUCH THAT STUB LENGTH IS
 MINIMIZED IF THE RESISTORS ARE NOT STUFFED

CRITICAL
 SDF5300
 STDOFF-5.60D1.63H-1.35-TH

CRITICAL
 SDF5301
 STDOFF-5.60D1.63H-1.35-TH

PROTECTED

AIRPORT CONN

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHT 53 OF 97	

8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

PCI-E X1 PORT "A" = ETHERNET (YUKON)

22 PCIE_A_R2D_C_N == PCIE_ENET_R2D_C_N 41
MAKE_BASE=TRUE

22 PCIE_A_R2D_C_P == PCIE_ENET_R2D_C_P 41
MAKE_BASE=TRUE

22 PCIE_A_D2R_N == PCIE_ENET_D2R_N 41
MAKE_BASE=TRUE

22 PCIE_A_D2R_P == PCIE_ENET_D2R_P 41
MAKE_BASE=TRUE

PCI-E X1 PORT "B" = MINI CARD (AIRPORT)

22 PCIE_B_R2D_C_N == PCIE_AIRPORT_R2D_C_N 53
MAKE_BASE=TRUE

22 PCIE_B_R2D_C_P == PCIE_AIRPORT_R2D_C_P 53
MAKE_BASE=TRUE

22 PCIE_B_D2R_N == PCIE_AIRPORT_D2R_N 53
MAKE_BASE=TRUE

22 PCIE_B_D2R_P == PCIE_AIRPORT_D2R_P 53
MAKE_BASE=TRUE

PCI-E X1 PORTS C, D, E, F = UNUSED

22 PCIE_C_R2D_C_N == TP_PCIE_C_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_C_R2D_C_P == TP_PCIE_C_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_C_D2R_N == TP_PCIE_C_D2R_N
MAKE_BASE=TRUE

22 PCIE_C_D2R_P == TP_PCIE_C_D2R_P
MAKE_BASE=TRUE

22 PCIE_D_R2D_C_N == TP_PCIE_D_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_D_R2D_C_P == TP_PCIE_D_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_D_D2R_N == TP_PCIE_D_D2R_N
MAKE_BASE=TRUE

22 PCIE_D_D2R_P == TP_PCIE_D_D2R_P
MAKE_BASE=TRUE

22 PCIE_E_R2D_C_N == TP_PCIE_E_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_E_R2D_C_P == TP_PCIE_E_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_E_D2R_N == TP_PCIE_E_D2R_N
MAKE_BASE=TRUE

22 PCIE_E_D2R_P == TP_PCIE_E_D2R_P
MAKE_BASE=TRUE

22 PCIE_F_R2D_C_N == TP_PCIE_F_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_F_R2D_C_P == TP_PCIE_F_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_F_D2R_N == TP_PCIE_F_D2R_N
MAKE_BASE=TRUE

22 PCIE_F_D2R_P == TP_PCIE_F_D2R_P
MAKE_BASE=TRUE

Preliminary

PCI-E CONNECTIONS

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	54 OF 97	
NONE			

8

7

6

5





4

3

2

1

UNUSED PINS HAVE THE FORMAT SMC_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.



SMC

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	58 OF 97	
NONE			



Pre-release

LPC+ CONN

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-7039	REV.	17
	SCALE	NONE	SHT	60 OF	97	




R6306-07 SHOULD BE PLACED LESS THAN 2.54MM FROM U2100
 R6303 SHOULD BE PLACED LESS THAN 2.54MM FROM U6301

SPI BOOTROM
 SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT		
NONE	63 OF		97

FAN 0



FAN 1



HD AND OD FAN

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	65 OF 97	
NONE			



CPU FAN, HD & OD TEMP

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	66 OF	97
NONE			

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM	
SYNC_MASTER=M50_HENRY	SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	67 OF 97	
NONE			

8

7

6

5


4

3

2

1

AUDIO CODEC APPLE P/N 353S1343



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

MIC INPUT TO BOTH L&R

AUDIO: CODEC
 SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	68 OF 97	
NONE			

8

7

6

5


4

3

2

1

LINE IN PSEUDO-DIFFERENTIAL AMP
AV= 0.59



AUDIO: LINE INPUT AMP

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	69 OF 97	
NONE			

8

7

6

5


4

3

2


1

LINE OUT LOW-PASS FILTER
Fc = 37 KHZ, Av = -1.18



LINE OUT AMP

APPLE P/N 353S0687



AUDIO: COMBO OUT AMP

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	70 OF	97
NONE			

8 7 6 5 4 3 2 1


DRAWS NO POWER DURING S5
ONLY ON S5 RAIL TO AID ROUTING

SPEAKER AMP
APPLE P/N 353S1156

NET_SPACING_TYPE=AUDIO
MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM
VOLTAGE=12V


NET_SPACING_TYPE=AUDIO
MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM
VOLTAGE=12V

NET_SPACING_TYPE=AUDIO
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.25MM
VOLTAGE=1.2V



GAIN SETTINGS: +16DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

74 73 71 68 3 =PP3V3_S0 AUDIO



AUDIO: SPEAKER AMP

SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	72 OF 97	
NONE			



SPEAKER CABLE CONNECTORS
 APPLE P/N 518-0193
 APPLE P/N 518-0255

PROPERTIES FOR ALL SPKR NETS
 MIN_LINE_WIDTH=0.5MM
 MIN_NECK_WIDTH=0.2MM
 NET_SPACING_TYPE=AUDIO



LINE OUT JACK
 APPLE P/N 514-0329

AUDIO: CONNECTORS
 SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	73 OF	97
NONE			


CODEC OUTPUT SIGNAL PATHS				
FUNCTION	VOLUME	DAC	PIN COMPLEX	MUTE CONTROL
LINE OUT	0X0C	0X02	0X14 (D)	GPIO 1
SPKR AMP	0X0D	0X03	0X18 (B)	GPIO 0
SPKR AMP1	0X0F	0X05	0X1A (C)	GPIO 0
SPDIFOUT		CONVERTER=0X06	PIN=0X1E	
		DETECT DELEGATE PIN 0X16H		

CODEC INPUT SIGNAL PATHS				
FUNCTION	ADC	MIXER	PORT	VREF
MIC INPUT	0X07	0X24	0X19 (F)	80%
LINE INPUT	0X08	0X23	0X15 (A)	50%
SPDIFIN	CONVERTER=0X0A		PIN=0X1F	


AUDIO GROUND RETURNS




MICROPHONE IMPEDANCE MATCHING CIRCUIT



PORT A (LI) PLUG DETECT



PORT D/G (LO/DIG_OUT) PLUG DETECT (G TELLS H TO COME ON)



AUDIO: POWER SUPPLIES

SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	74 OF 97	
NONE			



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

Pin	Signal	Pin	Signal
36	IMVP6_BOOT1	37	VID6
26	IMVP6_BOOT2	42	VID5
35	IMVP6_UGATE1	41	VID4
34	IMVP6_PHASE1	40	VID3
32	IMVP6_LGATE1	39	VID2
33	(GND)	38	VID1
24	IMVP6_ISEN1	37	VID0
27	IMVP6_UGATE2	46	DPRSTP*
28	IMVP6_PHASE2	45	DPRSLPVR
30	IMVP6_LGATE2	2	PSI*
29	(GND)	3	PGD_IN
23	IMVP6_ISEN2	48	3V3
19	IMVP6_VSUM	47	CLK_EN*
8	IMVP6_OCSET	44	VR_ON
18	IMVP6_VO	1	PGOOD
16	IMVP6_DROOP	5	VR_TT*
17	IMVP6_DFB	6	NTC
14	VSEN	13	VDIFF
15	RTN	12	FB2
1	IMVP6_VSEN	11	FB1
2	IMVP6_VSEN	10	COMP
3	IMVP6_VSEN	9	VW
4	IMVP6_VSEN	25	NC
5	IMVP6_VSEN	21	VSS
6	IMVP6_VSEN	49	TPAD

Note 1: C7532, C7533 = 27.4 Ohm For Validating CPU Only.

*NEED TO CHANGE R7531 TO NTC ERT-J1VR103J PANASONIC

IMVP6 CPU VCore Regulator

Pin	Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75	IMVP6_PHASE1	1.5 MM	0.25 MM
75	IMVP6_BOOT1	0.25 MM	0.25 MM
75	IMVP6_UGATE1	1.5 MM	0.25 MM
75	IMVP6_LGATE1	1.5 MM	0.25 MM
75	IMVP6_ISEN1	0.25 MM	0.25 MM
75	IMVP6_FET_RC1	0.25 MM	0.25 MM
75	IMVP6_VSUM_R1	0.25 MM	0.25 MM
75	R7504_1	0.25 MM	0.25 MM

Pin	Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75	IMVP6_PHASE2	0.25 MM	0.25 MM
75	IMVP6_BOOT2	0.25 MM	0.25 MM
75	IMVP6_UGATE2	0.25 MM	0.25 MM
75	IMVP6_LGATE2	0.25 MM	0.25 MM
75	IMVP6_ISEN2	0.25 MM	0.25 MM
75	IMVP6_FET_RC2	0.25 MM	0.25 MM
75	IMVP6_VSUM_R2	0.60 MM	0.25 MM
75	R7507_1	0.25 MM	0.25 MM


Pin	Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75	IMVP6_OCSET	0.25 MM	0.20 MM
75	IMVP6_VSUM	0.25 MM	0.20 MM
75	GND_IMVP6_SGND	0.50 MM	0.20 MM
75	IMVP6_VO	0.25 MM	0.20 MM
75	IMVP6_DROOP	0.25 MM	0.20 MM
75	IMVP6_DFB	0.25 MM	0.20 MM
75	IMVP6_SOFT	0.25 MM	0.20 MM
75	IMVP6_RBIAS	0.25 MM	0.20 MM
75	IMVP6_VDIFF	0.25 MM	0.20 MM
75	IMVP6_FB2	0.25 MM	0.20 MM
75	IMVP6_FB	0.25 MM	0.20 MM
75	IMVP6_COMP	0.25 MM	0.20 MM
75	IMVP6_VW	0.25 MM	0.25 MM
75	IMVP6_RTIN	0.25 MM	0.25 MM
75	IMVP6_VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=M50_PAUL SYNC_DATE=05/19/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHEET	75 OF 97	
NONE			

PROCESSOR VCORE SENSE




PROCESSOR VCORE CURRENT SENSE
(MEASURING DC/DC INDUCTOR DCR TO DERIVE CPU CURRENT)




CPU CURRENT SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits




SYSTEM CURRENT SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
102S0699	1	RES, 0-OHM, 2010	R7650	PRODUCTION

SYSTEM VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)




SMC PWRGD PULLUP




CPU & SYSTEM SENSE
 SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	76 OF	97
NONE			



ALL AND GATE INPUTS ARE 7V TOLERANT
REGARDLESS OF INPUT POWER


two additional caps to increase ripple margin
put here to stay in sync with M50 on page 82




PWR GOOD	
SYNC_MASTER=M51_PAUL	SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	77 OF	97
NONE			

3.3V AND 2.5V S5 REGULATOR



5% OK ON R7801?
 $V_{OUT} = V_{REF} * (1 + R2/R1)$
 $V_{REF} = 0.784V \text{ MIN}$
 $0.800V \text{ TYP}$
 $0.816V \text{ MAX}$




3V DC/DC 2.5V
 SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	78 OF 97	
NONE			

1.8V AND 1.2V S3 REGULATOR

1.2V S3
POWER BUDGET
PEAK=0.4A
AVE=0.3A

1.8V S3
M51
POWER BUDGET
PEAK=14.5A
TOTAL=6.3A




1.8V & 1.2V VREG
SYNC_MASTER=M51_PAUL
SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	79 OF	97
NONE			

1.5V S0 AND 1.05V S0 RAILS




1.5V_S0 & 1.05V_S0 VREG

SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	80 OF	97
NONE			

5V S5 AND 5V AUDIO S5 REGULATOR



APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-7039	REV: 17
	SCALE: NONE	SHT: 82 OF 97	



S0 AND S3 FETS
 SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	83 OF	97
NONE			

Page Notes

Power aliases required by this page:
 - =PP12V_S0_MXM
 - =PP5V_S0_MXM
 - =PP1V8_S0_MXM

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Note: PCI-E Lanes are reversed to untangle routes
 Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)


VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

M51: FIX ON CARD ALLOWS US TO NOT STUFF MOST OF THE 1.8V DECOUPLING, WITH NO DROOP OR NOISE

PLACE CAPS NEAR NB



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
10780070	1	RES,0-OHM,2512	R8450	PRODUCTION



MXM PCI-E & PWR
 SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	84 OF	97
NONE			

Page Notes


Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM

Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK

BOM options provided by this page:
 (NONE)

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



MXM I/O		
SYNC_MASTER=M51_DAVE		SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE COMPUTER INC.	SIZE	DRAWING NUMBER
	D	051-7039
SCALE	SHT	REV.
NONE	85 OF 97	17

Page Notes

Power aliases required by this page:
 - =PP12V_LCD
 - =PP24V_INVERTER
 - =PP3V3_S0_VIDEO



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

97 94 3 =PP3V3_S0_VIDEO =PP3V3_DDC_LCD 94


LCD (LVDS) INTERFACE

INVERTER INTERFACE



CRITICAL
SDF9400
STDOFF-3MMOD4.6MMH-1.35-TH

CRITICAL
J9402
53307-3072
F-ST-SM



Panel has 4.7K DDC pull-ups
 MXM also has 2.2K pull-ups

C9410
0.001uF
20V
50V
CERM
402

CRITICAL
SDF9401
STDOFF-3MMOD4.6MMH-1.35-TH

Internal Display Conns


SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	94 OF	97
NONE			



External Display Conns

SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 97 OF 97	