

IMG5 20" REV F

11/01/05

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
F		408133	PRODUCTION RELEASED	DATE	DATE
				11/01/05	?

D

D

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	FINO-M23	08/26/2005
3	4	Power Block Diagram	FINO-M23	08/26/2005
4	5	Table Items	FINO-M23	10/07/2005
5	6	FUNC TEST 1 OF 2	FINO-M23	08/26/2005
6	7	POWER CONN / ALIAS	M33-PC	06/20/2005
7	8	Signal Alias	FINO-M23	08/29/2005
8	9	FUNC TEST 2 OF 2	FINO-M23	08/26/2005
9	11	1.8V VREG	M33-PC	06/20/2005
10	12	1.5V Vreg	FINO-M23	10/07/2005
11	13	1.2V Vreg	FINO-M23	08/26/2005
12	15	2.5V Vreg	FINO-M23	08/26/2005
13	16	5V & 3.3V Fets	FINO-M23	08/26/2005
14	17	Vesta Core / Misc	FINO-M23	08/26/2005
15	19	KODIAK CORE & BYPASS	Q63	08/26/2005
16	20	KODIAK & SHASTA MISC	FINO-M23	08/26/2005
17	23	Shasta Core Power	Q63	08/26/2005
18	24	Shasta Serial / Misc	FINO-M23	08/26/2005
19	25	PULSAR2 POWER	Q63	08/26/2005
20	26	PULSAR2 CLOCKS	FINO-M23	08/26/2005
21	27	Pulsar Aliases	FINO-M23	08/26/2005
22	28	System Management Unit	Q63	08/26/2005
23	29	SMU SUPPLEMENTAL (2)	FINO-M23	09/20/2005
24	30	SMU SUPPLEMENTAL (3)	FINO-M23	09/20/2005
25	31	SMU SUPPLEMENTAL (4)	FINO-M23	08/26/2005
26	32	Fan 0, 1 & System Temp	FINO-M23	08/26/2005
27	33	Fan 2 & HD Temp	M33-HS	08/04/2005
28	39	I2C Connections	FINO-M23	08/26/2005
29	41	KODIAK EI PWR & CAPS	Q63	08/26/2005
30	42	KODIAK EI A	Q63	08/26/2005
31	43	CPU EI AND IO	FINO-M23	08/26/2005
32	44	KODIAK EI B	Q63	08/26/2005
33	47	CPU STRAPS	FINO-M23	08/26/2005
34	48	CPU POWER AND BYPASS	FINO-M23	08/26/2005
35	49	PROC DECOUPLING	FINO-M23	08/26/2005
36	50	CPU VCORE VREG	M33-HS	06/20/2005
37	52	CPU VCORE MORE BYPASS	FINO-M23	08/26/2005

C

C

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	54	CPU AVDD VREG	FINO-M23	10/07/2005
39	55	T,V,I SENSORS	FINO-M23	08/29/2005
40	56	CPU ALIASES & MISC	FINO-M23	08/26/2005
41	58	KODIAK NBMEM PWR & CAPS	Q63	08/26/2005
42	59	Kodiak Memory Dq/Ctl	FINO-M23	08/26/2005
43	61	Parallel Term	FINO-M23	08/26/2005
44	62	Main Memory Clock Buffer	FINO-M23	08/26/2005
45	63	MEMORY ADDR BRANCHING	FINO-M23	08/26/2005
46	67	Memory Dimm A	FINO-M23	08/26/2005
47	68	MLB Mem Series Term	FINO-M23	08/26/2005
48	69	On-Board DDR SDRAM	FINO-M23	08/26/2005
49	70	On-Board DDR SDRAM	FINO-M23	08/26/2005
50	82	KODIAK PCI-E X16	Q63	08/26/2005
51	84	GPU PCIe	FINO-M23	08/18/2005
52	85	Graphics Vregs	M33-DD	06/20/2005
53	86	GPU Core Power	FINO-M23	10/07/2005
54	87	GPU Frame Buffer	FINO-M23	10/07/2005
55	88	FB Series Termination	FINO-M23	08/26/2005
56	89	GPU GDDR SDRAM A	FINO-M23	10/07/2005
57	90	GPU GDDR SDRAM B	FINO-M23	10/07/2005
58	91	FB Parallel Termination	M33-DD	06/20/2005
59	92	GPU Straps	FINO-M23	08/26/2005
60	93	GPU DVI & DACs	FINO-M23	10/07/2005
61	96	TMDS / ExtVGA	M33-DD	06/20/2005
62	97	KODIAK PCI-E CONST	FINO-M23	08/26/2005
63	98	KODIAK HT16	Q63	08/26/2005
64	101	HT ALIASES	FINO-M23	08/26/2005
65	103	Shasta HyperTransport	Q63	08/26/2005
66	119	Shasta PCI Interface	Q63	08/26/2005
67	120	PCI SERIES TERMINATION	FINO-M23	08/26/2005
68	121	AIRPORT & BLUETOOTH	FINO-M23	08/26/2005
69	122	USB 2.0 PCI Interface	Q63	08/26/2005
70	125	BootROM	Q63	08/26/2005
71	127	Shasta Disk	M33-DC	06/20/2005
72	129	Disk Connectors	M33-DC	06/20/2005
73	130	ENET SERIES TERM	FINO-M23	08/26/2005

B


B

A

A

PDF	CSA	CONTENTS	SYNC MASTER	DATE
74	131	Shasta Ethernet	Q63	08/26/2005
75	132	Vesta Ethernet PHY	Q63	08/26/2005
76	136	ETHERNET CONNECTOR	FINO-M23	08/26/2005
77	138	Shasta FireWire	Q63	08/26/2005
78	139	Vesta FireWire PHY	Q63	08/26/2005
79	140	FIREWIRE CONNECTORS	FINO-M23	08/26/2005
80	142	USB Host Interfaces	FINO-M23	08/26/2005
81	143	USB Device Interfaces	FINO-M23	09/20/2005
82	144	Flash Media Ctrl	FINO-M23	09/27/2005
83	145	Flash Connector	FINO-M23	09/27/2005
84	147	AUDIO: CODEC	FINO-SO	10/07/2005
85	148	AUDIO: LINE INPUT AMP	FINO-SO	10/07/2005
86	150	AUDIO: LINE OUT AMP	FINO-SO	10/07/2005
87	152	AUDIO: SPEAKER AMP	FINO-SO	10/07/2005
88	153	AUDIO: CONNECTORS	FINO-SO	10/07/2005
89	154	AUDIO: POWER SUPPLIES	FINO-SO	10/07/2005

<p style="font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX: _____</p> <p>X.XX: _____</p> <p>X.XXX: _____</p> <p>ANGLES: _____</p> <p style="font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p>METRIC</p>	<p>Apple Computer Inc.</p>																
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DRAPTER</td> <td>/</td> <td>DESIGN CK</td> <td>/</td> </tr> <tr> <td>ENG APPD</td> <td>/</td> <td>MFG APPD</td> <td>/</td> </tr> <tr> <td>QA APPD</td> <td>/</td> <td>DESIGNER</td> <td>/</td> </tr> <tr> <td>RELEASE</td> <td>/</td> <td>SCALE</td> <td>NONE</td> </tr> </table>	DRAPTER	/	DESIGN CK	/	ENG APPD	/	MFG APPD	/	QA APPD	/	DESIGNER	/	RELEASE	/	SCALE	NONE	<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II. NOT TO REPRODUCE OR COPY IT</p> <p>III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	
DRAPTER	/	DESIGN CK	/															
ENG APPD	/	MFG APPD	/															
QA APPD	/	DESIGNER	/															
RELEASE	/	SCALE	NONE															
<p>MATERIAL/FINISH NOTED AS APPLICABLE</p>		<p>SIZE D</p>																
<p>DRAWING NUMBER 051-6863</p>		<p>REV. F</p>																
<p>SHT 1 OF 154</p>																		




System Block Diagram

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	OF	REV.
NONE	2	154	



Power Block Diagram
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	4 OF	154
NONE			

8

7

6

5

4

3

2

1

PROCESSORS

NEED TO UPDATED BIN CODES AS NOTES

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	
337S3224	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,1.9G,85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD	CRITICAL
337S3220	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.1G,85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD	CRITICAL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3225	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.15V
337S3226	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.20V
337S3227	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.25V
337S3228	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.15V
337S3229	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.20V
337S3230	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.25V
337S3231	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.30V
337S3221	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.15V
337S3222	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.20V
337S3223	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.25V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
343S0379	1	IC,KODIAK,V1.2,PBGA,200MM	U1900		CRITICAL
343S0377	1	IC,ASIC,SHASTA,V1.1,PBGA,LF	U2300		CRITICAL
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U1701		CRITICAL
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500		CRITICAL

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
051-6790	1	PCB,SCHM,MLB,M23	SCH1	17_INCH_LCD	
051-6863	1	PCB,SCHM,MLB,M33	SCH1	20_INCH_LCD	
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD	CRITICAL
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD	CRITICAL
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VFP1		
825-6447	1	BARCODE LABEL, MLB	LBL1		
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500		CRITICAL
341T1752	1	PURCH ASSY, SMU BIG	U2800		CRITICAL
603-7318	1	M23 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7321	1	M33 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7319	1	M23 GPU HEATSINK	MECH2	OMIT	CRITICAL HEATSINKS ARE NOW ON THE PD BOM
603-7322	1	M33 GPU HEATSINK	MECH2	OMIT	CRITICAL
603-7320	1	M23 NB HEATSINK	MECH3	OMIT	CRITICAL
603-7323	1	M33 NB HEATSINK	MECH3	OMIT	CRITICAL
875-1905	1	CPU GAP FILLER	GAP1		
875-2429	1	LED COVER TAPE	TAPE1	17_INCH_LCD	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0140	378S0141		LED700,LED700	KINGBRIGHT LED
343S0388	343S0356		U1701	VESTA A4
126S0078	126S0086		C722	EL CAP
126S0068	126S0088		CF000	EL CAP
353S1321	353S1105		U400	LM339
138S0558	138S0547			10UF CAP ALL LOC.
124-0338	124-0333			PANASONIC CAPS

Table Items

SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6863	F
SCALE	SHT	OF
NONE	5	154

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

NO TEST XW NETS

Table of test points for NO TEST XW NETS, including items like GND U1100, GND U1200, GND U1300, etc.

Table of test points for NO TEST XW NETS, including items like GND GPU TPVSS, GND GPU TVSSR, GND GPU VSSDI, etc.

Table of test points for NO TEST XW NETS, including items like GND NEC AVSS R, GND AUDIO SPKRAMP PLANE, GND AUDIO CODEC, etc.

Table of test points for NO TEST XW NETS, including items like TP FBBCS1 L, AUD 4V5 FB, ITS RUNNING, etc.



Table of test points for NO TEST XW NETS, including items like TP USB2 PWREN<0>, TP USB2 PWREN<1>, TP SB FSTEST, etc.

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN

PLACE TWO TEST POINTS ON TOP SIDE FOR PP3V3_ALL AND GND PLACE WITHIN 1 INCH OF EACH OTHER USE FAT TRACES

Table of test points for FUNC TEST NETS, including items like FUNC_TEST=TRUE PPVCORE_CPU, FUNC_TEST=TRUE PP3V3_ALL_SMU, etc.



EE IDENTIFIED NO TEST NETS

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC EI_NB_TO_CPU_B_CLK_P, NC EI_NB_TO_CPU_B_CLK_N, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like KPVDD2, KPGND2, CPU DIODE POS, CPU DIODE NEG, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<126>, RFBDC<125>, RFBDC<124>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<11>, RFBDC<10>, RFBDC<8>, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<7>, RFBDC<6>, RFBDC<5>, etc.




Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC NB_CPU_A1_INT_L, NC NB_CPU_B0_INT_L, NC NB_CPU_B1_INT_L, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like NC CPU_A1_OACK_L, NC CPU_B0_OACK_L, NC CPU_B1_OACK_L, etc.

Table of test points for EE IDENTIFIED NO TEST NETS, including items like TP_SB<28>, TP_SB<27>, TP_SB<26>, TP_SB<25>, TP_SB<24>, TP_SB<23>, TP_SB<22>, TP_SB<21>, TP_SB<20>, TP_SB<19>, TP_SB<18>, TP_SB<17>, TP_SB<16>, TP_SB<15>, TP_SB<14>, TP_SB<13>, TP_SB<12>, TP_SB<11>, TP_SB<10>, TP_SB<9>, TP_SB<8>, TP_SB<7>, TP_SB<6>, TP_SB<5>, TP_SB<4>, TP_SB<3>, TP_SB<2>, TP_SB<1>, TP_SB<0>, RFBDC<61>, RFBDC<60>, RFBDC<59>, RFBDC<57>, RFBDC<56>, RFBDC<54>, RFBDC<53>, RFBDC<52>, RFBDC<50>, RFBDC<49>, RFBDC<48>, RFBDC<47>, RFBDC<45>, RFBDC<44>, RFBDC<42>, RFBDC<41>, RFBDC<40>."/>

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<114>, RFBDC<113>, RFBDC<112>, RFBDC<110>, RFBDC<109>, RFBDC<108>, RFBDC<106>, RFBDC<105>, RFBDC<104>, RFBDC<102>, RFBDC<101>, RFBDC<100>, RFBDC<98>, RFBDC<97>, RFBDC<96>, RFBDC<95>, RFBDC<94>, RFBDC<92>, RFBDC<91>, RFBDC<90>, RFBDC<88>, RFBDC<87>, RFBDC<86>, RFBDC<85>, RFBDC<83>, RFBDC<82>, RFBDC<81>, RFBDC<79>, RFBDC<78>, RFBDC<76>, RFBDC<75>, RFBDC<74>, RFBDC<72>, RFBDC<71>, RFBDC<70>, RFBDC<69>, RFBDC<67>, RFBDC<66>, RFBDC<65>, RFBDC<62>."/>

Table of test points for EE IDENTIFIED NO TEST NETS, including items like RFBDC<19>, RFBDC<18>, RFBDC<16>, RFBDC<15>, RFBDC<14>, RFBDC<13>, RFBDC<11>, RFBDC<10>, RFBDC<8>, RFBDC<7>, RFBDC<6>, RFBDC<5>, RFBDC<3>, RFBDC<2>, RFBDC<1>, RAM_DQ R<63>, RAM_DQ R<60>, RAM_DQ R<59>, RAM_DQ R<58>, RAM_DQ R<57>, RAM_DQ R<56>, RAM_DQ R<54>, RAM_DQ R<53>, RAM_DQ R<52>, RAM_DQ R<50>, RAM_DQ R<49>, RAM_DQ R<48>, RAM_DQ R<46>, RAM_DQ R<45>, RAM_DQ R<44>, RAM_DQ R<43>, RAM_DQ R<41>, RAM_DQ R<40>, RAM_DQ R<37>, RAM_DQ R<38>, RAM_DQ R<36>, RAM_DQ R<34>, RAM_DQ R<33>, RAM_DQ R<32>, RAM_DQ R<30>, RAM_DQ R<29>, RAM_DQ R<28>, RAM_DQ R<22>, RAM_DQ R<21>, RAM_DQ R<20>, RAM_DQ R<19>, RAM_DQ R<17>, RAM_DQ R<16>, RAM_DQ R<14>, RAM_DQ R<13>, RAM_DQ R<11>."/>


FUNC TEST 1 OF 2

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., DRAWING NUMBER 051-6863, REV. F, SCALE NONE, SHEET 6 OF 154



POWER CONN / ALIAS	
SYNC_MASTER=M33-PC	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE PROPRIETOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	7 OF	154
NONE			



Signal Alias

SYNC_MASTER=FINO-M23 SYNC_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHEET 8 OF 154	

THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

Table of test points for development BOM option, including items like ENET_TXD_R<7>, TP_VESTA_TVCO_24, TP_VESTA_TXC_RXC_DELAY, etc.

Table of test points for routing density and signal integrity, including items like Q803_C, PLLLOCK, LED_PPIV8_RUN_P, etc.

THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET... ADDING NO_TEST TO ALL PCIE NETS TO AVOID STUBS WILL GET COVERAGE IN FCT WITH A DIAG THAT CHECKS THAT THE BUS IS 16 LANES WIDE

JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS

Table of JTAG test points: FUNC_TEST=TRUE TP_JTAG_SB_TCK, TP_JTAG_SB_TDI, TP_JTAG_SB_TDO, TP_JTAG_SB_TMS, JTAG_SB_TRST_L

Table of JTAG test points: JTAG_NB_TCK, JTAG_NB_TDI, JTAG_NB_TDO, JTAG_NB_TMS, JTAG_NB_TRST_L


Table of JTAG test points: TP_JTAG_VESTA_TDI, TP_JTAG_VESTA_TDO, TP_JTAG_VESTA_TCK, TP_JTAG_VESTA_TMS, TP_JTAG_VESTA_TRST_L

Table of JTAG test points: JTAG_CPU_TCK, JTAG_CPU_TDI, JTAG_CPU_TDO, JTAG_CPU_TMS, JTAG_CPU_TRST_L

FUNC TEST 2 OF 2. NOTICE OF PROPRIETARY PROPERTY. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6863 REV. F. SCALE: NONE SHEET: 9 OF 154


1.8V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.85V FOR FRAMEBUFFER.
 IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} * (R_{903}+R_{905})/R_{905}=1.85VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 10.9A PEAK
 7.2A CONTINUOUS

POWER BUDGET CURRENT OF FET
 IRF7413PBF 2.7A PEAK
 2.3A CONTINUOUS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1101, Q1102	



1.8V VREG
 SYNC_MASTER=M33-PC SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	11 OF	154
NONE			

KODIAK CORE VOLTAGE REGULATOR


NOTE:

IRU3037ACS VREF=0.8VDC
 VOUT=VREF*(R1203+R1205)/R1205=1.25VDC

LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW


1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=3.65K

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1201,Q1202	



TURNING ON PP2V5_PWRON WITH 1V2_PWRON
 SO THAT 1.5V IS THE FIRST RAIL UP ON KODIAK

PP1V5_PWRON_PULSAR



LOAD FROM POWER BUDGET
 1.3A PEAK CURRENT DRAW
 1.0A CONTINUOUS CURRENT DRAW

1.5V Vreg


SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	12 OF	154
NONE			

PP1V2_ALL VOLTAGE REGULATOR




PP1V2_PWRON FET SWITCH

PEAK CURRENT 1.3A
1.0A CONTINUOUS



PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT




1.2V Vreg
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	13 OF	154
NONE			

PP2V5_ALL VOLTAGE REGULATOR


NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) + 1 = 5.505VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS



PP2V5_PWRON FET SWITCH PEAK CURRENT 0.1A



PP2V5_RUN FET SWITCH PEAK CURRENT 0.1A




2.5V Vreg

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	15 OF	154
NONE			



5V & 3.3V Fets

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHIT 16 OF 154	

Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)


BOM options provided by this page:

- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG

139 132 17 7 =PP3V3_ENETFW

VESTA HAS INTERNAL PULLUPS. MLB PULLUPS MAY BE NOSTUFFED IN EVT.



TP_JTAG_VESTA_TCK =JTAG_VESTA_TCK 17
TP_JTAG_VESTA_TDI =JTAG_VESTA_TDI 17
TP_JTAG_VESTA_TDO =JTAG_VESTA_TDO 17
TP_JTAG_VESTA_TMS =JTAG_VESTA_TMS 17
TP_JTAG_VESTA_TRST_L =JTAG_VESTA_TRST_L 17


M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS

M23: PP3V3_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3_ENETFW




M23: PP3V3_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3_ENETFW



To keep Vesta from being held in reset when system is off
NOTE: Reset GPIO is active HIGH




L1700 FERR-EMI-600-OHM
PP1V2_VESTA_AVDDL
MIN_LINK_WIDTH=0.50 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=1.2V



RESET ASSERT REQUIREMENT IS 20MS TO 100MS
TP_VESTA_DNC_C9
TP_VESTA_DNC_E9

VESTA MISC

U1701 VESTA-V1.3
FRGA-200-LF
1 OF 3



2.5V_EN
0 - OVDD=3.3V
1 - OVDD=2.5V
WHEN OVDD=2.5V GMII PINS ARE NOT 3.3V TOLERANT

TP_VESTA_2_5V_EN,
TP_VESTA_REGSUP1,
TP_VESTA_REGSUP2,
TP_VESTA_REGCTL1,
TP_VESTA_REGCTL2




Vesta Core / Misc

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	OF	REV.
NONE	17	154	




KODIAK CORE & BYPASS
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Tue Nov 1 13:46:17 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		19	154

SHASTA ALIASES


PCI_RESET_L IS AN 'AND' OF SB_PCI_RESET_L (SB)
AND SYS_IO_RESET_L (SMU)




SHASTA JTAG

THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS

TP JTAG SB_TCK == JTAG SB_TCK 24
MAKE_BASE=TRUE == JTAG SB_TDI 24
TP JTAG SB_TDI == JTAG SB_TDI 24
TP JTAG SB_TDO == JTAG SB_TDO 24
MAKE_BASE=TRUE == JTAG SB_TMS 24
TP JTAG SB_TMS == JTAG SB_TMS 24
MAKE_BASE=TRUE





SHASTA GPIO TERMINATIONS
(SOME OF THESE ARE NOSTUFF
ON PAGE 24)




KODIAK ALIASES

NC_PMR_CLK_DIS_L == MAKE_BASE=TRUE == PMR_CLK_DIS_L 20


KODIAK JTAG_TRST PULLED HIGH
TO ALLOW SMU DEBUG ACCESS



C2055 ADDED FOR KODIAK RAM DECOUPLING
PAGE 58 IS SHORT ONE CAP



NEED TO CHECK ALL I2C ADDRESSES



NOTE:
PMR_CLK_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK
USED FOR DEBUG
PLACE R2012 IN AN ACCESSIBLE LOCATION

KODIAK & SHASTA MISC

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHEET OF		
NONE	20		154

Page Notes


Power aliases required by this page:
 - =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)












Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.




Shasta Core Power
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	23 OF		154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB DTI 24 147
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO 24 147
I2S0_TO_DEV	AUDIO	I2S0_MCLK 24 154
I2S0_BIDIR		I2S0_BITCLK 24 147
I2S0_BIDIR		I2S0_SYNC 24 147
I2S1_TO_SB		I2S1_DEV_TO_SB DTI 8 24
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO 8 24
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK 8 24
I2S1_BIDIR		I2S1_BITCLK 8 24
I2S1_BIDIR		I2S1_SYNC 8 24
I2S2_TO_SB		I2S2_DEV_TO_SB DTI 24 154
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO 24 154
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK 24 154
I2S2_BIDIR		I2S2_BITCLK 24 154
I2S2_BIDIR		I2S2_SYNC 24 154
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO R 24
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA 24 26
	P3MM SPACING	NB_TO_SB_INT 24
	P3MM SPACING	SB_CPU_A0_INT_L 24
	P3MM SPACING	SB_CPU_A1_INT_L 24
	P3MM SPACING	SB_CPU_B0_INT_L 24
	P3MM SPACING	SB_CPU_B1_INT_L 24
	P3MM SPACING	PCI_AIRPORT_INT_L 24 131
	P3MM SPACING	PCI_USB2_INT_L 24 132
	P3MM SPACING	I2S0_RESET_L 24 147
	P3MM SPACING	I2S1_RESET_L 8 24
	P3MM SPACING	I2S2_RESET_L 24 154
	P3MM SPACING	MB_SLOT_RESET_L 24
	P3MM SPACING	NB_SLOT_RESET_L 20 24
	P3MM SPACING	SB_CPU_A0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_A1_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B1_SRESET_L 24 56





PULSAR2 POWER

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
SCALE NONE	SHEET 25	OF 154	

N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE

NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	499
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	499
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	499
119 26 PCI_CLK33M_SB_EXT RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB_CAP	499

NOTE:
ALL OTHER CLOCK CONTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == =PCI_CLK33M_USB2 122
MAKE_BASE=TRUE

Pulsar Aliases

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT		
NONE	27 OF		154


AMBIENT LIGHT SENSOR CONNECTOR




POWER BUTTON HEADER



SYS POWER AND RESET BUTTON




SMU RESET BUTTON




SMU DEBUG/DOWNLOAD CONNECTOR

SAME CONNECTOR AS Q63 CPU CARD FOR SAT




R2930, R2931, J2904 SHOULD BE MOVED BACK TO THE DEVELOPMENT BOM POST-RAMP


RTC BATTERY



SYS LED'S



DRIVE STRONG HRESET AND BYPASS TO CPU



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0081	1	RES, 39.2 OHM, 1%, 402, LF	R2903	20_INCH_LCD


SMU SUPPLEMENTAL (2)

SYNC_MASTER=FINO-M23 SYNC_DATE=09/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	OF	
NONE	29	154	



SHARE SMU JTAG TCK WITH CPU AND NB (PRIMARY PLAN)
 SHARE SMU JTAG TDI WITH CPU AND NB (PRIMARY PLAN)
 NOTE: WE WENT WITH BACKUP PLAN, PRIMARY REMOVED
 TO AVOID STUBS

NB JTAG IS A DEVELOPMENT ONLY FEATURE
 PLACE 0-OHM R3030 AND R3031 TO AVOID STUBS
 R3030, R3031, C3031, U3031, R3032, R3033 SHOULD MOVE TO DEVELOPMENT BOM POST RAMP

PCB: PLACE U3030 AND U3031 NEAR CPU AND KODIAK.
 PCB: PLACE 33 OHM RES NEAR U3030/31 PART.

VCC RANGE 0.8V - 2.7V
 VIH = 2.0V, 3.3V TOLERANT

PULLDOWNS TO BUFFERS/LOGIC GATES

PCB: PLACE R3050, Q3050, R3051 NEAR CPU. PLACE Q3021, R3052 NEAR SMU.

SMU SUPPLEMENTAL (3)

SYNC_MASTER=FINO-M23 SYNC_DATE=09/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	30 OF 154	
NONE			

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMP0 P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC_SMU_FAN_RPM3	FAN_CNTRL0_4 P0.4	SMU_FAN_RPM3
	NC_SMU_FAN_RPM4	FAN_CNTRL0_5 P0.5	SMU_FAN_RPM4
	NC_SMU_FAN_RPM5	FAN_CNTRL0_6 P0.6	SMU_FAN_RPM5
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE. M23/M33 DOESN'T USE. P1.0 NC ON PG 7.	NC_SMU_SER_SEL	SMU_SCCL_SEL P0.7	SMU_SER_SEL
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		CPU_SENSE_I1 P1.0	
		CPU_SENSE_V1 P1.1	
		CPU_TEMP1 P1.2	
		PS1_3 P1.3	
		PS1_4 P1.4	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		POWERFAIL* P1.5	
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE. CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR? CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE. M23/M33 DOESN'T HAVE THIS FAN.	NC_SMU_CPU_VID_LE0	CPU_VID_LE0 P1.6	SMU_FAN_TACH9
	NC_SYS_DOOR_AJAR_L	DOOR_AJAR* P1.7	SYS_DOOR_AJAR_L
	NC_SMU_CPU_VID_LE1	CPU_VID_LE1 P2.0	SMU_FAN_TACH6
	NC_SMU_FAN_TACH7	FAN_TACH2_1 P2.1	SMU_FAN_TACH7
		FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7. M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC_SMU_FAN_TACH3	FAN_TACH2_5 P2.5	SMU_FAN_TACH3
	NC_SMU_FAN_TACH4	FAN_TACH2_6 P2.6	SMU_FAN_TACH4
	NC_SMU_FAN_TACH5	FAN_TACH2_7 P2.7	SMU_FAN_TACH5
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C_SMU_A_SDA	I2C_A_DAT P3.0	I2C_SMU_A_SDA_IN
	I2C_SMU_A_SCL	I2C_A_CLK P3.1	I2C_SMU_A_SDA_OUT_L
	SMU_JTAG_TDI	TDI P3.2	I2C_SMU_A_SCL_IN
	SMU_JTAG_TCK	TCK P3.3	I2C_SMU_A_SCL_OUT_L
		I2C_E_DAT P3.4	
		I2C_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		I2C_B_DAT P7.0	
		I2C_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN	SMU_CPU_NB_SEL	CPU_TMS P7.2	I2C_SMU_CPU_SDA_IN
		FAN_CNTRL7_3 P7.3	
M23/M33 DOESN'T HAVE THIS FAN (P7.4) M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.	NC_I2C_SMU_CPU_SCL_IN	FAN_CNTRL7_4 P7.4	I2C_SMU_CPU_SCL_IN
		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB_VDNAP0	VDNAP0 P8.3	SB_CPU_VDNAP0_OR_QREQ_OR_SPDIF
		SLEWING* P8.4	
	SMU_JTAG_TMS	DR_5 P8.5	I2C_SMU_CPU_SDA_OUT_L
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU_HRESET	CPU_HRESET P9.1	SMU_FAN_TACH8
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7. M23/M33 HAS NO SLOTS.	NC_SLOT_TOTAL_PWR	PS9_5 P9.5	SYS_SLOT_PWR
		PS9_6 P9.6	
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU_JTAG_TDO	TDO P10.7	I2C_SMU_CPU_SCL_OUT_L




SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	31 OF 154	
NONE			




Fan 0, 1 & System Temp

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	32 OF 154



Fan 2 & HD Temp

SYNC_MASTER=M33-HS SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	33 OF	154
NONE			


SMU AND NB I2C A BUS




SB I2C BUS




SMU I2C B BUS




SMU I2C E BUS



NB I2C C BUS




NB I2C B BUS



I2C Connections	
SYNC_MASTER=FINO-M23	SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	39 OF	154
NONE			



U1900
BGA
(7 OF 10)
PART 0
PWR/GND

KODIAK-ASTC-040812

KODIAK EI PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	41 OF 154		

D

D

C


C

B

B


A

A



KODIAK EI A
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6863	F
SCALE	SHT	OF
NONE	42	154




CPU EI AND IO

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		43	154




KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

WE MAY NEED A DIFFERENT ELECTRICAL_CONSTRAINT_SET FOR CPU_A AND CPU_B.

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

KODIAK EI B
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT OF	44 154



NOTES

JTAG DRIVEN ON SMU PG 30
 QREQ PULLDOWNS ON Q63 SHARED PAGE
 SRESET DRIVEN ON PG 56
 INT DRIVEN BY KODIAK
 R4739 REQUIRED TO ACCESS THE RINGS

4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_3T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SYSCLK * 12
 SYSCLK * 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
* 116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

PROC / 2
 PROC / 3
 PROC / 4
 PROC / 6
 PROC / 8
 PROC / 12
 PROC / 16

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
* 116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF

RESERVED


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON

AVPRESET ON

>= 1.8 GHZ *

* STUFF THESE ON M23.

PROCESSOR BUS CONFIGURATION




CPU STRAPS

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		47	154




CPU POWER AND BYPASS

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		48	154



PROC DECOUPLING

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHT 49 OF	154





VC PROCESSOR VOLTAGE SENSING

- CHOICE OF:
 1) VCORE PLANE SENSING
 2) KELVIN POINT SENSING



Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH	Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
GD1_DRN	0.25 MM	0.25 MM	GD2_DRN	0.25 MM	0.25 MM
GD1_BST	0.25 MM	0.25 MM	GD2_BST	0.25 MM	0.25 MM
GD1_VREG	0.25 MM	0.25 MM	GD2_VREG	0.25 MM	0.25 MM
GD1_VPN	0.25 MM	0.25 MM	GD2_VPN	0.25 MM	0.25 MM
GD1_TG	0.25 MM	0.25 MM	GD2_TG	0.25 MM	0.25 MM
GD1_BG	0.25 MM	0.25 MM	GD2_BG	0.25 MM	0.25 MM
GD1_FET_RC	0.25 MM	0.25 MM	GD2_FET_RC	0.25 MM	0.25 MM
GD1_PN	0.60 MM	0.25 MM	GD2_PN	0.25 MM	0.25 MM
GD1_BST_R	0.25 MM	0.25 MM	GD2_BST_R	0.25 MM	0.25 MM



PHYSICAL CONSTRAINTS


Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH	Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
VC_OSCREF	0.25 MM	0.20 MM	VC_OUT2	0.45 MM	0.25 MM
CPU_VID_R<0..5>	0.25 MM	0.20 MM	VC_ERRROUT	0.25 MM	0.25 MM
VC_DACSTEP	0.25 MM	0.20 MM	VC_ERRROUT_RC	0.25 MM	0.20 MM
VC_AGNND	0.50 MM	0.20 MM	VC_OS_HUB_RC	0.25 MM	0.20 MM
VC_BGOUT	0.25 MM	0.20 MM			
VC_OS1	0.25 MM	0.20 MM			
VC_OS2	0.25 MM	0.20 MM			
VC_VCC	0.25 MM	0.25 MM			
VC_OS_HUB	0.25 MM	0.20 MM			
VC_OUTSEN	0.25 MM	0.20 MM			
VC_OUTSEN_R	0.25 MM	0.20 MM			
VCORE_SENSE_GND	0.25 MM	0.20 MM			
VCORE_SENSE_VOUT	0.25 MM	0.20 MM			
VC_AUX1	0.25 MM	0.25 MM			
VC_AUX2	0.25 MM	0.25 MM			
VC_OUT1	0.45 MM	0.25 MM			
VC_OUT2	0.45 MM	0.25 MM			
VC_ERRROUT	0.25 MM	0.25 MM			
VC_ERRROUT_RC	0.25 MM	0.20 MM			
VC_OS_HUB_RC	0.25 MM	0.20 MM			

CPU VCORE VREG

SYNC_MASTER=M33-HS SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	50 OF	154
NONE			



CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT		
NONE	52 OF		154

8

7

6

5


4

3

2

1

PROCESSOR AVDD VREG



CPU AVDD VREG

SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHT 54 OF	154

8

7

6

5


4

3


2

1


PROCESSOR TEMP SENSE (TDIODE EXCITATION CIRCUIT AND OPAMP)



PROCESSOR VCORE VOLTAGE SENSE




2.5V PRECISION VOLTAGE REFERENCE SOURCE




PHYSICAL CONSTRAINTS

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
TD0 <1..4>	0.25 MM	0.25 MM
PP12V_CPU_R	0.60 MM	0.25 MM
TD0_CURRENT	0.25 MM	0.25 MM
TD0_BUFFERED	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
CPU_SENSE_KP_V	0.25 MM	0.25 MM
PP3V3_OPAMP	0.60 MM	0.25 MM
INA138_OUT	0.25 MM	0.25 MM
CPU_SENSE_I_R	0.25 MM	0.25 MM
CPU_SENSE_I	0.25 MM	0.25 MM
CPU_SENSE_V	0.25 MM	0.25 MM
CPU_TEMP	0.25 MM	0.20 MM
CPU_TEMP_R	0.25 MM	0.20 MM
AVDDVC_NOISE	0.25 MM	0.20 MM
AVDDVB_CONT	0.25 MM	0.20 MM
PP12V_CPU_R	0.60 MM	0.25 MM
DAGND	0.60 MM	0.25 MM

FMAX CONNECTOR



PROCESSOR VCORE CURRENT SENSE (USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)



T, V, I SENSORS

SYNC_MASTER=FINO-M23 SYNC_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		55	154

CONNECT PULSAR CLKS TO CPU/NB

56 43 9	EI_CPU_SYSCLK_P	==	EI_CPU_A_SYSCLK_P	26
56 43 9	EI_CPU_SYSCLK_N	MAKE_BASE=TRUE	EI_CPU_A_SYSCLK_N	26
56 43 9	EI_CPU_APSYNC	==	CPU_A_APSYNC	26
56 43 9	EI_CPU_TREN_CLK	MAKE_BASE=TRUE	CPU_A_TREN_CLK_US	26
56 43 9	EI_NB_APSYNC	==	NB_APSYNC	26 42

CONNECT KODIAK EI A TO/FROM CPU

56 43 9	EI_NB_TO_CPU_CLK_P	==	EI_NB_TO_CPU_A_CLK_P	42
56 43 9	EI_NB_TO_CPU_CLK_N	MAKE_BASE=TRUE	EI_NB_TO_CPU_A_CLK_N	42
56 43 9	EI_NB_TO_CPU_AD<0..43>	MAKE_BASE=TRUE	EI_NB_TO_CPU_A_AD<0..43>	42
56 43 9	EI_NB_TO_CPU_SR_P<0..1>	MAKE_BASE=TRUE	EI_NB_TO_CPU_A_SR_P<0..1>	42
56 43 9	EI_NB_TO_CPU_SR_N<0..1>	MAKE_BASE=TRUE	EI_NB_TO_CPU_A_SR_N<0..1>	42

56 43 9	EI_CPU_TO_NB_CLK_P	==	EI_CPU_A_TO_NB_CLK_P	42
56 43 9	EI_CPU_TO_NB_CLK_N	MAKE_BASE=TRUE	EI_CPU_A_TO_NB_CLK_N	42
56 43 9	EI_CPU_TO_NB_AD<0..43>	MAKE_BASE=TRUE	EI_CPU_A_TO_NB_AD<0..43>	42
56 43 9	EI_CPU_TO_NB_SR_P<0..1>	MAKE_BASE=TRUE	EI_CPU_A_TO_NB_SR_P<0..1>	42
56 43 9	EI_CPU_TO_NB_SR_N<0..1>	MAKE_BASE=TRUE	EI_CPU_A_TO_NB_SR_N<0..1>	42

CONNECT CPU TO KODIAK QREQ A0

43	CPU_TO_NB_QREQ_L	==	CPU_A0_TO_NB_QREQ_L	42
----	------------------	----	---------------------	----

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

43	CPU_QACK_L	==	CPU_A0_QACK_L	42
43	NC_CPU_A1_QACK_L	MAKE_BASE=TRUE	CPU_A1_QACK_L	42
43	NC_CPU_B0_QACK_L	MAKE_BASE=TRUE	CPU_B0_QACK_L	44
43	NC_CPU_B1_QACK_L	MAKE_BASE=TRUE	CPU_B1_QACK_L	44

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

43	CPU_INT_L	==	CPU_A0_INT_R_L	24 56
43	NC_NB_CPU_A1_INT_L	MAKE_BASE=TRUE	NB_CPU_A1_INT_L	42
43	NC_NB_CPU_B0_INT_L	MAKE_BASE=TRUE	NB_CPU_B0_INT_L	44
43	NC_NB_CPU_B1_INT_L	MAKE_BASE=TRUE	NB_CPU_B1_INT_L	44

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE


43	CPU_SRESET_L_R	==	SB_CPU_A0_SRESET_L	24 56
43	NOTUSED_CPU_A1_SRESET_L	MAKE_BASE=TRUE	SB_CPU_A1_SRESET_L	24 56
43	NOTUSED_CPU_B0_SRESET_L	MAKE_BASE=TRUE	SB_CPU_B0_SRESET_L	24 56
43	NOTUSED_CPU_B1_SRESET_L	MAKE_BASE=TRUE	SB_CPU_B1_SRESET_L	24 56

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S

9	TP_NB_B_TRIGGER_OUT	==	NB_B_TRIGGER_OUT	44
9	TP_NB_A_TRIGGER_OUT	MAKE_BASE=TRUE	NB_A_TRIGGER_OUT	44
9	TP_CPU_APSYNCOUT	MAKE_BASE=TRUE	CPU_APSYNCOUT	43
9	TP_CPU_TRIGGER_IN	MAKE_BASE=TRUE	CPU_TRIGGER_IN	43 47
9	TP_CPU_TRIGGER_OUT	MAKE_BASE=TRUE	CPU_TRIGGER_OUT	43
9	NC_PSR0	MAKE_BASE=TRUE	CPU_PSR0	43
9	NC_PSR0_ENABLE	MAKE_BASE=TRUE	CPU_PSR0_ENABLE	43
9	TP_CPU_ATTENTION	MAKE_BASE=TRUE	CPU_ATTENTION	43
9	NC_CPU_AFN	MAKE_BASE=TRUE	CPU_AFN	43

REMEMBER TO UPDATE NO_TEST PROPERTIES ON PG 6

CPU_CHKSTOP OR MCP TO NB



EI BUS AND SYSCLK CONSTRAINT LABELS

	ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR	
56 43 9	EI_CPU_TO_NB_CLK_P	EICNCLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	42 26
56 43 9	EI_CPU_TO_NB_CLK_N	EICNCLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	42 26
56 43 9	EI_CPU_TO_NB_AD<0..21>	EICNCAD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	42 26
56 43 9	EI_CPU_TO_NB_SR_P<0..1>	EICNCSR	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	42 26
56 43 9	EI_CPU_TO_NB_SR_N<0..1>	EICNCSR	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	42 26
56 43 9	EI_NB_TO_CPU_CLK_P	EINCCCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	42 26
56 43 9	EI_NB_TO_CPU_CLK_N	EINCCCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	42 26
56 43 9	EI_NB_TO_CPU_AD<0..43>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	42 26
56 43 9	EI_NB_TO_CPU_SR_P<0..1>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	42 26
56 43 9	EI_NB_TO_CPU_SR_N<0..1>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	42 26
56 43 9	EI_NB_APSYNC	EIPNAPSNC	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	42 26
56 43 9	EI_CPU_APSYNC	EIPCAPSNC	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	42 26
56 43 9	EI_CPU_SYSCLK_P	EIPCSYSCLK	EI_NB_TO_CPU_CLK	EI_CPU_SYSCLK	42 26
56 43 9	EI_CPU_SYSCLK_N	EIPCSYSCLK	EI_NB_TO_CPU_CLK	EI_CPU_SYSCLK	42 26
56 43 9	EI_NB_SYSCLK_P	EIPNSYSCLK_P	EI_NB_TO_CPU_CLK	EI_NB_SYSCLK	42 26
56 43 9	EI_NB_SYSCLK_N	EIPNSYSCLK_N	EI_NB_TO_CPU_CLK	EI_NB_SYSCLK	42 26
56 43 9	EI_CPU_TO_NB_AD<22>	EICNCAD_PP	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	42 26
56 43 9	EI_CPU_TO_NB_AD<23..43>	EICNCAD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	42 26


NC KODIAK EI B OUTPUT PORT

43	NC_EI_NB_TO_CPU_B_CLK_P	==	EI_NB_TO_CPU_B_CLK_P	44
43	NC_EI_NB_TO_CPU_B_CLK_N	MAKE_BASE=TRUE	EI_NB_TO_CPU_B_CLK_N	44
43	NC_EI_NB_TO_CPU_B_AD<0..43>	MAKE_BASE=TRUE	EI_NB_TO_CPU_B_AD<0..43>	44
43	NC_EI_NB_TO_CPU_B_SR_P<0..1>	MAKE_BASE=TRUE	EI_NB_TO_CPU_B_SR_P<0..1>	44
43	NC_EI_NB_TO_CPU_B_SR_N<0..1>	MAKE_BASE=TRUE	EI_NB_TO_CPU_B_SR_N<0..1>	44

NC KODIAK EI B INPUT PORT

44	NC_EI_CPU_B_TO_NB_CLK_P	==	EI_CPU_B_TO_NB_CLK_P	44
44	NC_EI_CPU_B_TO_NB_CLK_N	MAKE_BASE=TRUE	EI_CPU_B_TO_NB_CLK_N	44
44	NC_EI_CPU_B_TO_NB_AD<0..43>	MAKE_BASE=TRUE	EI_CPU_B_TO_NB_AD<0..43>	44
44	NC_EI_CPU_B_TO_NB_SR_P<0..1>	MAKE_BASE=TRUE	EI_CPU_B_TO_NB_SR_P<0..1>	44
44	NC_EI_CPU_B_TO_NB_SR_N<0..1>	MAKE_BASE=TRUE	EI_CPU_B_TO_NB_SR_N<0..1>	44

PULLUPS FOR SRESET'S FROM SHASTA




IF SHASTA SHOULD DRIVE OD WITH EI LEVEL PULLUP, STUFF R5612, NOSTUFF R5608, STUFF R5646

NOTE, NB UNUSED INTS DO NOT REQUIRE PULLUPS, ONLY SHASTA (SINCE ITS OUTPUTS ARE TEMPORARILY INPUTS ON BOOTUP).
INT PULLUP IS SO INT PIN IS NOT FLOATING TO PROCESSOR BUT WEAK TO ALLOW KODIAK TO DRIVE PUSH-PULL STRONGLY

SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVOID IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.




CPU ALIASES & MISC

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6863	F
		SHT 56	OF 154



U1900
 (8 OF 10)
 PWR/GND


KODIAK-ASIC-040812

59 58 39 20 7 =PP1V8_PWRON_NBMEM


Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

KODIAK NBMEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	58		154



DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS



PLACE CLOSE TO KODIAK PIN WITHIN 20MIL FROM VIA FOR EACH VREF

Kodiak Memory Dq/Ctl


SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-6863	
SCALE	SHEET		OF
	NONE	59	

KODIAK MEMORY INTERFACE






ALL R PACKS ARE 1/16W 5%

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
---------------------------	-------------------	------------------	-------------------

62 61 7 =PP1V8_RUN_RAM	RAM_CLKA_P	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP	4905
62 61 7 =PP1V8_RUN_RAM	RAM_CLKA_N	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP	4906
62 61 7 =PP1V8_RUN_RAM	RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP	4907
62 61 7 =PP1V8_RUN_RAM	RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP	4908
62 61 7 =PP1V8_RUN_RAM	RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP	4909
62 61 7 =PP1V8_RUN_RAM	RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP	4910
62 61 7 =PP1V8_RUN_RAM	RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP	4911
62 61 7 =PP1V8_RUN_RAM	RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP	4912
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP	4913
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP	4914
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP	4915
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP	4916
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP	4917
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP	4918
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP	4919
62 61 7 =PP1V8_RUN_RAM	RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP	4920
62 61 7 =PP1V8_RUN_RAM	RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP	4921
62 61 7 =PP1V8_RUN_RAM	RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP	4922
62 61 7 =PP1V8_RUN_RAM	RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP	4923
62 61 7 =PP1V8_RUN_RAM	RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP	4924
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<7..0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP	4925
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP	4926
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP	4927
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<15..8>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP	4928
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP	4929
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP	4930
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<23..16>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP	4931
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP	4932
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP	4933
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<31..24>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP	4934
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP	4935
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP	4936
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<39..32>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP	4937
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP	4938
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP	4939
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<47..40>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP	4940
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP	4941
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP	4942
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<55..48>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP	4943
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP	4944
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP	4945
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<63..56>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP	4946
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP	4947
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP	4948
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<71..64>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP	4949
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP	4950
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP	4951
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<79..72>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP	4952
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP	4953
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP	4954
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<87..80>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP	4955
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP	4956
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP	4957
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<95..88>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP	4958
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP	4959
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP	4960
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<103..96>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP	4961
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP	4962
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP	4963
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<111..104>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP	4964
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP	4965
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP	4966
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<119..112>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP	4967
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP	4968
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP	4969
62 61 7 =PP1V8_RUN_RAM	RAM_DQ<127..120>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP	4970
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP	4971
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP	4972
62 61 7 =PP1V8_RUN_RAM	RAM_DQ_R<127..0>				4973
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_P_R<15..0>				4974
62 61 7 =PP1V8_RUN_RAM	RAM_DQS_N_R<15..0>				4975
62 61 7 =PP1V8_RUN_RAM	RAM_A<15..14>	RAM_A_CTL_EC	RAM_CAD		4976
62 61 7 =PP1V8_RUN_RAM	RAM_A<13..0>	RAM_A_CTL_EC	RAM_CAD		4977
62 61 7 =PP1V8_RUN_RAM	RAM_BA<1..0>	RAM_A_CTL_EC	RAM_CAD		4978
62 61 7 =PP1V8_RUN_RAM	RAM_BA<2>	RAM_A_CTL_EC	RAM_CAD		4979
62 61 7 =PP1V8_RUN_RAM	RAM_BAS_L	RAM_A_CTL_EC	RAM_CAD		4980
62 61 7 =PP1V8_RUN_RAM	RAM_CAS_L	RAM_A_CTL_EC	RAM_CAD		4981
62 61 7 =PP1V8_RUN_RAM	RAM_WE_L	RAM_A_CTL_EC	RAM_CAD		4982
62 61 7 =PP1V8_RUN_RAM	RAM_A_R<15..0>				4983
62 61 7 =PP1V8_RUN_RAM	RAM_BA_R<2..0>				4984
62 61 7 =PP1V8_RUN_RAM	RAM_RAS_L_R				4985
62 61 7 =PP1V8_RUN_RAM	RAM_CAS_L_R				4986
62 61 7 =PP1V8_RUN_RAM	RAM_WE_L_R				4987
62 61 7 =PP1V8_RUN_RAM	RAM_CS_L<0>	RAM_CS_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT	4988
62 61 7 =PP1V8_RUN_RAM	RAM_CS_L<4>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	4989
62 61 7 =PP1V8_RUN_RAM	RAM_CS_L<5>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	4990
62 61 7 =PP1V8_RUN_RAM	RAM_CS_L<8>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	4991
62 61 7 =PP1V8_RUN_RAM	RAM_CS_L<9>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	4992
62 61 7 =PP1V8_RUN_RAM	RAM_CS_L_R<0>	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	4993
62 61 7 =PP1V8_RUN_RAM	RAM_CS_DIMM_A	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	4994
62 61 7 =PP1V8_RUN_RAM	RAM_CS_DIMM_B	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	4995
62 61 7 =PP1V8_RUN_RAM	RAM_CKE<0>	RAM_CKE_DIMM_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT	4996
62 61 7 =PP1V8_RUN_RAM	RAM_CKE<1>	RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	4997
62 61 7 =PP1V8_RUN_RAM	RAM_CKE<4>	RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	4998
62 61 7 =PP1V8_RUN_RAM	RAM_CKE<5>	RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	4999
62 61 7 =PP1V8_RUN_RAM	RAM_CKE_R<0>	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	5000
62 61 7 =PP1V8_RUN_RAM	RAM_CKE_DIMM_B	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	5001
62 61 7 =PP1V8_RUN_RAM	RAM_CKE_DIMM_A	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	5002
62 61 7 =PP1V8_RUN_RAM	RAM_ODT<0>	RAM_ODT_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT	5003
62 61 7 =PP1V8_RUN_RAM	RAM_ODT<2>	RAM_ODT_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	5004
62 61 7 =PP1V8_RUN_RAM	RAM_ODT<4>	RAM_ODT_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT	5005
62 61 7 =PP1V8_RUN_RAM	RAM_ODT_R<0>	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	5006
62 61 7 =PP1V8_RUN_RAM	RAM_ODT_DIMM_A	RAM_CSCKEODT	RAM_CSCKEODT	RAM_CSCKEODT	5007

RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
 RAM_CLK LINE-LINE SPACING SET TO 15MIL
 TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
 RAM_CAD SPACING IS 10MIL

Parallel Term
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Main Memory Clock Buffer
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	62 OF 154	
NONE			




MEMORY ADDR BRANCHING




SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	63 OF 154	
NONE			


ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



VIAS FOR ECC STUB



VIAS FOR ECC STUB



MLB Mem Series Term

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		68	154




DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM

On-Board DDR SDRAM
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33370032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	CRITICAL	
33370032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	CRITICAL	


APPLE COMPUTER INC.
 SCALE: NONE SHEET: 69 OF 154
 SIZE: D DRAWING NUMBER: 051-6863 REV: F



On-Board DDR SDRAM

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHEET 70	OF 154





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
33880239	1	IC,RV370 XT, GRAPHICS CTRL	U8400	RV370XT
33880265	1	IC,RV380 XT A23, GRAPHICS CTRL	U8400	RV380XT

CRITICAL
CRITICAL

==PPIV2_GPU_PCIE
THIS IS ALIASED TO
PPVCORE_GPU ON PAGE 7
R8460 BRINGS VDDR FROM
CORE (1.35) TO 1.2

REMOVED COMPLIANCE TEST POINTS
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
(THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
CAP PAD CAN BE USED FOR COMPLIANCE TEST


GROUND VIAS FOR LAYER TRANSITIONS




GPU PCIe		
SYNC_MASTER=FINO-M23	SYNC_DATE=08/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	84 OF 154		


GPU VCORE VREG




GPU 1.7V VDDC_CT




GPU 1.20V PCIE PVDD




GPU 1.80V TPVDD



GPU 2.5V A2VDD



GPU 1.8V VREG



Graphics Vregs


SYNC_MASTER=M33-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		85	154

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD
 THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER



GPU Core Power
 SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	86 OF		154



OMIT
U8400
RV370XT
 BGA
 (3 OF 5)

OMIT
U8400
RV370XT
 BGA
 (4 OF 5)

MEMORY INTERFACE A

MEMORY INTERFACE B

MEMVMODE	01
* 1.8V	01
2.5V	10
2.8V	11

GPU Frame Buffer

SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	87 OF 154

8

7

6

5

4




3

2


1

FRAME BUFFER A TERMINATION





PLACE R'S CLOSE TO MEMORY



PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION



FRAME BUFFER B TERMINATION



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
91 88 87 FBD<127..0>	GPU_FR	GPU_FR	4291
90 88 87 6 RFBD<127..0>	GPU_FR	GPU_FR	4292
91 88 87 FBA<13..0>	GPU_FR	GPU_FR	4293
91 88 87 FBBA<13..0>	GPU_FR	GPU_FR	4294
91 88 87 FBDO<15..0>	GPU_FR	GPU_FR	4295
91 88 87 FBDOQ<15..0>	GPU_FR	GPU_FR	4296
91 88 87 FBARAS L	GPU_FR	GPU_FR	4297
91 88 87 FBACAS L	GPU_FR	GPU_FR	4298
91 88 87 FBAAE L	GPU_FR	GPU_FR	4299
91 88 87 FBACSO L	GPU_FR	GPU_FR	4300
91 88 87 FBACKE	GPU_FR	GPU_FR	4301
91 88 87 FBBRAS L	GPU_FR	GPU_FR	4302
91 88 87 FBBCAS L	GPU_FR	GPU_FR	4303
91 88 87 FBBSL	GPU_FR	GPU_FR	4304
91 88 87 FBBCSO L	GPU_FR	GPU_FR	4305
91 88 87 FBBSKE	GPU_FR	GPU_FR	4306

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 88 87 FBACLK0	GPU_FBCLK	GPU_FBCLK	4307
88 88 87 FBACLK0 L	GPU_FBCLK	GPU_FBCLK	4308
88 88 87 FBACLK1	GPU_FBCLK	GPU_FBCLK	4309
88 88 87 FBACLK1 L	GPU_FBCLK	GPU_FBCLK	4310
90 88 87 FBBLCK0	GPU_FBCLK	GPU_FBCLK	4311
90 88 87 FBBLCK0 L	GPU_FBCLK	GPU_FBCLK	4312
90 88 87 FBBLCK1	GPU_FBCLK	GPU_FBCLK	4313
90 88 87 FBBLCK1 L	GPU_FBCLK	GPU_FBCLK	4314

FB Series Termination

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

D 051-6863 F

SCALE NONE SHIT 88 OF 154

8

7

6


5

4

3

2

1



U8900 8MX32-300MHZ-1.8V FBGA (1 OF 2) OMIT


91 89 88 87	FBA<0>	N5	A0	DQ0	B7	RFBD<23>	6 88
91 89 88 87	FBA<1>	N6	A1	DQ1	C6	RFBD<21>	6 88
91 89 88 87	FBA<2>	N7	A2	DQ2	B6	RFBD<22>	6 88
91 89 88 87	FBA<3>	N8	A3	DQ3	B5	RFBD<20>	6 88
91 89 88 87	FBA<4>	N9	A4	DQ4	C2	RFBD<19>	6 88
91 89 88 87	FBA<5>	N9	A5	DQ5	D3	RFBD<18>	6 88
91 89 88 87	FBA<6>	N10	A6	DQ6	D2	RFBD<16>	6 88
91 89 88 87	FBA<7>	N10	A7	DQ7	E2	RFBD<17>	6 88
91 89 88 87	FBA<8>	N11	A8/AP	DQ8	K13	RFBD<14>	6 88
91 89 88 87	FBA<9>	M8	A9	DQ9	K12	RFBD<15>	6 88
91 89 88 87	FBA<10>	L6	A10	DQ10	J13	RFBD<12>	6 88
91 89 88 87	FBA<11>	M7	A11	DQ11	J12	RFBD<13>	6 88
88	RFBDQS<2>	B2	DQS0	DQ12	G13	RFBD<11>	6 88
88	RFBDQS<1>	H13	DQS1	DQ13	G12	RFBD<10>	6 88
88	RFBDQS<3>	H2	DQS2	DQ14	F13	RFBD<8>	6 88
88	RFBDQS<0>	B13	DQS3	DQ15	F12	RFBD<9>	6 88
88	RFBDQM<2>	B3	DM0	DQ16	F3	RFBD<30>	6 88
88	RFBDQM<1>	H12	DM1	DQ17	F2	RFBD<31>	6 88
88	RFBDQM<3>	H3	DM2	DQ18	G3	RFBD<28>	6 88
88	RFBDQM<0>	H12	DM3	DQ19	G2	RFBD<29>	6 88
91 89 88 87	FBA<12>	N4	BA0	DQ20	J3	RFBD<27>	6 88
91 89 88 87	FBA<13>	M5	BA1	DQ21	J2	RFBD<26>	6 88
88	FBACLK0	M11	CK	DQ22	K2	RFBD<25>	6 88
88	FBACLK0 L	M12	CK	DQ23	K3	RFBD<24>	6 88
91 89 88 87	FBACKE	N12	CKE	DQ24	E13	RFBD<7>	6 88
91 89 88 87	FBACSO L	N2	CS	DQ25	D13	RFBD<6>	6 88
91 89 88 87	FBARAS L	M2	RAS	DQ26	D12	RFBD<5>	6 88
91 89 88 87	FBACAS L	L2	CAS	DQ27	C13	RFBD<4>	6 88
91 89 88 87	FBAWE L	L3	WE	DQ28	H10	RFBD<2>	6 88
91 89 88 87				DQ29	B9	RFBD<1>	6 88
91 89 88 87				DQ30	C9	RFBD<3>	6 88
91 89 88 87				DQ31	B8	RFBD<0>	6 88
				MCL/NC	M13		
				RFU1/NC	L9	NC	
				RFU2/NC	M10	NC	

U8901 8MX32-300MHZ-1.8V FBGA (1 OF 2) OMIT

91 89 88 87	FBA<0>	N5	A0	DQ0	B7	RFBD<41>	6 88
91 89 88 87	FBA<1>	N6	A1	DQ1	C6	RFBD<42>	6 88
91 89 88 87	FBA<2>	N7	A2	DQ2	B6	RFBD<40>	6 88
91 89 88 87	FBA<3>	N8	A3	DQ3	B5	RFBD<43>	6 88
91 89 88 87	FBA<4>	N9	A4	DQ4	C2	RFBD<44>	6 88
91 89 88 87	FBA<5>	N9	A5	DQ5	D3	RFBD<45>	6 88
91 89 88 87	FBA<6>	N10	A6	DQ6	D2	RFBD<47>	6 88
91 89 88 87	FBA<7>	N10	A7	DQ7	E2	RFBD<46>	6 88
91 89 88 87	FBA<8>	N11	A8/AP	DQ8	K13	RFBD<50>	6 88
91 89 88 87	FBA<9>	M8	A9	DQ9	K12	RFBD<48>	6 88
91 89 88 87	FBA<10>	L6	A10	DQ10	J13	RFBD<51>	6 88
91 89 88 87	FBA<11>	M7	A11	DQ11	J12	RFBD<49>	6 88
88	RFBDQS<5>	B2	DQS0	DQ12	G13	RFBD<53>	6 88
88	RFBDQS<6>	H13	DQS1	DQ13	G12	RFBD<52>	6 88
88	RFBDQS<4>	H2	DQS2	DQ14	F13	RFBD<54>	6 88
88	RFBDQS<7>	B13	DQS3	DQ15	F12	RFBD<55>	6 88
88	RFBDQM<5>	B3	DM0	DQ16	F3	RFBD<32>	6 88
88	RFBDQM<6>	H12	DM1	DQ17	F2	RFBD<33>	6 88
88	RFBDQM<4>	H3	DM2	DQ18	G3	RFBD<35>	6 88
88	RFBDQM<7>	B12	DM3	DQ19	G2	RFBD<34>	6 88
91 89 88 87	FBA<12>	N4	BA0	DQ20	J3	RFBD<37>	6 88
91 89 88 87	FBA<13>	M5	BA1	DQ21	J2	RFBD<36>	6 88
88	FBACLK1	M11	CK	DQ22	K2	RFBD<38>	6 88
88	FBACLK1 L	M12	CK	DQ23	K3	RFBD<39>	6 88
91 89 88 87	FBACKE	N12	CKE	DQ24	E13	RFBD<56>	6 88
91 89 88 87	FBACSO L	N2	CS	DQ25	D13	RFBD<57>	6 88
91 89 88 87	FBARAS L	M2	RAS	DQ26	D12	RFBD<59>	6 88
91 89 88 87	FBACAS L	L2	CAS	DQ27	C13	RFBD<58>	6 88
91 89 88 87	FBAWE L	L3	WE	DQ28	H10	RFBD<60>	6 88
91 89 88 87				DQ29	B9	RFBD<61>	6 88
91 89 88 87				DQ30	C9	RFBD<62>	6 88
91 89 88 87				DQ31	B8	RFBD<63>	6 88
				MCL/NC	M13		
				RFU1/NC	L9	NC	
				RFU2/NC	M10	NC	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM SAMSUNG
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN HYNIX
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A
 SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B

SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT OF	
	NONE	90	154

FRAME BUFFER A TERMINATION

FRAME BUFFER B TERMINATION



FB Parallel Termination

SYNC_MASTER=M33-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	OF	
NONE	91	154	

ATI STRAPS







MEMORY STRAPS



GPIO<7> - MEMORY DIE REVISION
 0 - ORIGINAL DIE REVISION
 1 - NEW (FUTURE) DIE REV
 GPIO<10> - MEMORY VENDOR
 0 - SAMSUNG
 1 - HYNIX
 GPIO<14> - MEMORY DENSITY
 0 - 4MX32
 1 - 8MX32
 DVDPDATA<3,4> - SPEED
 00 - 325E / 200M
 01 - 400E / 300M
 10 - 500E / 350M
 11 - RESERVED FOR FUTURE USE

APPLE GPIOs




GPU Straps

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19780176	1	OSC, 27MHZ, 30PPM	G9370	CRITICAL	



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
TMSD_TCKM	GPU_TMSD	GPU_TMSD	TMSD_TCKM
TMSD_TCKM	GPU_TMSD	GPU_TMSD	TMSD_TCKM
TMSD_D0P	GPU_TMSD	GPU_TMSD	TMSD_D0
TMSD_D0M	GPU_TMSD	GPU_TMSD	TMSD_D0
TMSD_D1P	GPU_TMSD	GPU_TMSD	TMSD_D1
TMSD_D1M	GPU_TMSD	GPU_TMSD	TMSD_D1
TMSD_D2P	GPU_TMSD	GPU_TMSD	TMSD_D2
TMSD_D2M	GPU_TMSD	GPU_TMSD	TMSD_D2
ANALOG_GRN	GPU_VGA	GPU_VGA	
ANALOG_RED	GPU_VGA	GPU_VGA	
ANALOG_BLU	GPU_VGA	GPU_VGA	
ANALOG_HSVM	GPU_VGA	GPU_VGA	
ANALOG_VSYNC	GPU_VGA	GPU_VGA	
I2C_GPU_TMSD_SCL		I2C	
I2C_GPU_TMSD_SDA		I2C	
I2C_GPU_MON_SCL		I2C	
I2C_GPU_MON_SDA		I2C	



GPU DVI & DACs

SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHEET	OF	
NONE	93	154	

INTERNAL LCD



NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
TCKP	GPU_TMDS	GPU_TMDS
TCKM	GPU_TMDS	GPU_TMDS
TD0P	GPU_TMDS	GPU_TMDS
TD0M	GPU_TMDS	GPU_TMDS
TD1P	GPU_TMDS	GPU_TMDS
TD1M	GPU_TMDS	GPU_TMDS
TD2P	GPU_TMDS	GPU_TMDS
TD2M	GPU_TMDS	GPU_TMDS

PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE



PLACE FILTER CLOSE TO TMDS CONNECTOR



PANEL POWER SEQUENCING






INTERNAL TMDS CONNECTOR




EXTERNAL VGA CONNECTOR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
15280316	3	INDUCTOR, 47NH, 0.20 OHM	FL9600, FL9601, FL9602	

NET_PHYSICAL_TYPE	NET_SPACING_TYPE
FILT_ANALOG_GRN	GPU_VGA
ANALOG_GRN_LC	GPU_VGA
FILT_ANALOG_RED	GPU_VGA
ANALOG_RED_LC	GPU_VGA
FILT_ANALOG_BLU	GPU_VGA
ANALOG_BLU_LC	GPU_VGA
ANALOG_BLU_LCL	GPU_VGA
VGA_VSYNC	GPU_VGA
VGA_VSYNC_R	GPU_VGA
VGA_HSYNC	GPU_VGA
VGA_HSYNC_R	GPU_VGA



INDUCTORS SHOULD BE 47 NH ANY -8PF CAP SHOULD DO




TMDS / ExtVGA

SYNC_MASTER=M33-DD SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		96	154



KODIAK HT16

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED= Tue Nov 1 13:47:20 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6863	F
SCALE	SHT OF	
NONE	98 OF 154	



APPLE COMPUTER INC.

PAGE 98

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
HT NB TO MB CLK N<0>	HT NB TO SB CLK N<0>	TRUE	HT NB TO SB CLK	HT NB TO SB PP	HT CAD
HT NB TO MB CAD N<0>	HT NB TO SB CAD N<0>	TRUE	HT NB TO SB CAD0	HT NB TO SB PP	HT CAD
HT NB TO MB CAD N<1>	HT NB TO SB CAD N<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD
HT NB TO MB CAD N<2>	HT NB TO SB CAD N<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD
HT NB TO MB CAD N<3>	HT NB TO SB CAD N<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD
HT NB TO MB CAD N<4>	HT NB TO SB CAD N<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD
HT NB TO MB CAD N<5>	HT NB TO SB CAD N<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD
HT NB TO MB CAD N<6>	HT NB TO SB CAD N<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD
HT NB TO MB CAD N<7>	HT NB TO SB CAD N<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD
HT NB TO MB CTL N<0>	HT NB TO SB CTL N<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD
HT MB TO NB CLK N<0>	HT SB TO NB CLK N<0>	TRUE	HT SB TO NB CLK	HT SB TO NB PP	HT CAD
HT MB TO NB CAD N<0>	HT SB TO NB CAD N<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD
HT MB TO NB CAD N<1>	HT SB TO NB CAD N<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD
HT MB TO NB CAD N<2>	HT SB TO NB CAD N<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD
HT MB TO NB CAD N<3>	HT SB TO NB CAD N<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD
HT MB TO NB CAD N<4>	HT SB TO NB CAD N<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD
HT MB TO NB CAD N<5>	HT SB TO NB CAD N<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD
HT MB TO NB CAD N<6>	HT SB TO NB CAD N<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD
HT MB TO NB CAD N<7>	HT SB TO NB CAD N<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD
HT MB TO NB CTL N<0>	HT SB TO NB CTL N<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD
NC HT MB TO NB CAD P<8..15>		TRUE			
NC HT MB TO NB CAD N<8..15>		TRUE			
TP HT MB TO NB CLK N<1>		TRUE			
TP HT MB TO NB CLK P<1>		TRUE			
NC HT NB TO MB CAD P<8..15>		TRUE			
NC HT NB TO MB CAD N<8..15>		TRUE			
NC HT NB TO MB CLK N<1>		TRUE			
NC HT NB TO MB CLK P<1>		TRUE			
HT NB REFCLK P<0>			HT NB REFCLK0	HT NB REFCLK	HT CLK
HT NB REFCLK N<0>			HT NB REFCLK0	HT CLK	HT CLK
HT NB P<0>			HT NB0	HT CLK	HT CLK
HT NB N<0>			HT NB0	HT CLK	HT CLK
HT NB REFCLK PF<0>			HT NB REFCLK F0	HT CLK	HT CLK
HT NB REFCLK NF<0>			HT NB REFCLK F0	HT CLK	HT CLK

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
PWR_HT_AVDD	0.4MM	0.2MM	2.5
PWR_HT_AVDD2	0.4MM	0.2MM	2.5
KOD_L15_GND	0.4MM	0.2MM	0
HT_NB_G	KEEP DIFF CLOCK FROM BEING A SINGLE XNET		0

HT ALIASES

FINO-M23 08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT		
NONE	101 ^F	154	

8

7

6

5


4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
HT_CLK66M_SB_C	0.38mm SPACING	
HT_CLK66M_SB	0.38mm SPACING	
HT_LDTRESET_L	2.54mm SPACING	



Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PPIV2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT 1/F.

Shasta HyperTransport


SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	103		154




Page Notes

Power aliases required by this page:
- PP3V3_PCI
- PP3V3_SB_PCI (CAN BE PP3V3_PCI)
- PP3V3_PWRON_SB
- PP2V5_PWRON_SB

Signal aliases required by this page:
(NONE)

NOM options provided by this page:
(NONE)

PCI Devices implemented on this page:
AD11 - PCI0 (0x1066/0x0053)
AD11 - PCI1 (0x1066/0x0054)
AD11 - PCI2 (0x1066/0x0055)
AD23 - KeyLargo (0x1066/0x004F, PCI1)
AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)
AD29 - UATA 133 (0x1066/0x0050, PCI0 or 2)
AD30 - FireWire (0x1066/0x0052, PCI0 or 2)
AD31 - Ethernet (0x1066/0x0051, PCI0)



Shasta PCI Interface

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6863	REV.	F
SCALE	NONE	SHT	119	OF	154

8

7

6

5

4

3

2

1

D

D

C

C

B




B

A

A

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	120	154
NONE			

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT 26 121

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI


Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



AIRPORT & BLUETOOTH
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	OF	
NONE	121	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	=PCI_CLK33M_USB2

Page Notes

Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)


Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports Discold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



RC214, RC216 & RC213 REQUIRED TO FACILITATE NAND-TRAP TESTING

ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		122	154


Page Notes

Power aliases required by this page:
 - =PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BCM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE		SHT	OF
NONE		125	154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS0_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD R<15..8>
			UATA_DD R<7>
			UATA_DD R<6..0>
			UATA_DA R<2..0>
			UATA_CS0 L R
			UATA_CS1 L R
			UATA_DMACK L R
			UATA_HSTROBE R
			UATA_STOP R
			UATA_RESET L R

PLACE UATA TERMINATION RESISTORS NEAR JC901 CONNECTOR



Page Notes

Power aliases required by this page:
 - _PP1V2_PWRON_DISK

Signal aliases required by this page:
 (NONE)



BOM options provided by this page:
 (NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.25mm outer
 Primary Max Sep: 0.23mm inner
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

4-29-05
 AS OF TODAY THIS PAGE FOR M33 IS NOT SYNC WITH Q63.
 RPAK PINS WERE REMAPPED FOR BETTER ROUTING AROUND UATA CONNECTOR.



Shasta Disk
 SYNC_MASTER=M33-DC SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	127 OF 154		


SATA CONNECTOR



SATA PORT1 IS NOT USED IN M23/M33:NO TEST


- 127 SATA_TXD_P2 == NC_SATA_TXD_P2 6 MAKE_BASE=TRUE
- 127 SATA_TXD_N2 == NC_SATA_TXD_N2 6 MAKE_BASE=TRUE
- 127 SATA_RXD_N2_C == NC_SATA_RXD_N2_C 6 MAKE_BASE=TRUE
- 127 SATA_RXD_P2_C == NC_SATA_RXD_P2_C 6 MAKE_BASE=TRUE

SATA & USB DIFF PAIR GND VIAS
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA APPROXIMATELY 0.152MM AWAY FROM SIGNAL VIA.



M33 PATA CONNECTOR

4-12-05



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
129 127	UATA_DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA	
129 127	UATA_DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA	
129 127	UATA_DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA	
129 127	UATA_DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA	
129 127	UATA_CS0_L	UATA_HOST	UATA_NETPH	UATA_NETSPA	
129 127	UATA_CS1_L	UATA_HOST	UATA_NETPH	UATA_NETSPA	
129 127	UATA_HSTROBE	UATA_HOST	UATA_NETPH	UATA_NETSPA	
129 127	UATA_STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA	
129 127	UATA_DMACK_L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA	
129 127	UATA_RESET_L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA	
129 127	UATA_DSTROBE_R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA	
129 127	UATA_DMAR0	UATA_DEV_R	UATA_NETPH	UATA_NETSPA	
129 127	UATA_INTR0_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA	

UATA FROM RPAKS TO JC901

127	UATA_DD_R<15..8>		UATA_NETPH	UATA_NETSPA	4099
127	UATA_DD_R<7>		UATA_NETPH	UATA_NETSPA	4099
127	UATA_DD_R<6..0>		UATA_NETPH	UATA_NETSPA	4099
127	UATA_DA_R<2..0>		UATA_NETPH	UATA_NETSPA	4099
127	UATA_CS0_L_R		UATA_NETPH	UATA_NETSPA	4099
127	UATA_CS1_L_R		UATA_NETPH	UATA_NETSPA	4099
127	UATA_HSTROBE_R		UATA_NETPH	UATA_NETSPA	4099
127	UATA_STOP_R		UATA_NETPH	UATA_NETSPA	4099
127	UATA_DMACK_L_R		UATA_NETPH	UATA_NETSPA	4099
127	UATA_RESET_L_R		UATA_NETPH	UATA_NETSPA	4099
129 127	UATA_DSTROBE		UATA_NETPH	UATA_NETSPA	4099
129 127	UATA_DMAR0		UATA_NETPH	UATA_NETSPA	4099
129 127	UATA_INTR0		UATA_NETPH	UATA_NETSPA	4099

UATA FROM SHASTA U2300 TO RPAKS

129 127	SATA_TXD_P1	SATA_TXD1	SATA	SATA	TRUE
129 127	SATA_TXD_N1	SATA_TXD1	SATA	SATA	TRUE
129 127	SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C TRUE
129 127	SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C TRUE
129 127	SATA_RXD_N1_C	SATA_RXD1	SATA	SATA	TRUE
129 127	SATA_RXD_P1_C	SATA_RXD1	SATA	SATA	TRUE
129 127	SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C TRUE
129 127	SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C TRUE

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05

NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.

PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.

UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors

SYNC_MASTER=M33-DC SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I I NOT TO REPRODUCE OR COPY IT
II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHEET	OF	
NONE	129	154	



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK25M_TX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_RX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GBR_REF 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GTX 130 132
ENET	0.38mm SPACING	ENET_CLK125M_GTX_R 130 131
ENET	ENET_FW_2X	ENET_RXD_R<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_RX_DV_R 130 132
ENET	ENET_FW_3X	ENET_RX_ER_R 130 132
ENET	ENET_FW_2X	ENET_RXD<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_RX_DV 130 131
ENET	ENET_FW_3X	ENET_RX_ER 130 131
ENET	ENET_FW_2X	ENET_TXD_R<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_TX_EN_R 9 130 131
ENET	ENET_FW_3X	ENET_TX_ER_R 9 130 131
ENET	ENET_FW_2X	ENET_TXD<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_TX_EN 9 130 132
ENET	ENET_FW_3X	ENET_TX_ER 9 130 132
ENET	ENET_FW_3X	ENET_CR_S_R 130 132
ENET	ENET_FW_3X	ENET_COL_R 130 132
ENET	ENET_FW_3X	ENET_CR_S 130 131
ENET	ENET_FW_3X	ENET_COL 130 131
ENET	ENET_FW_3X	ENET_MDC 131 132
ENET	ENET_FW_3X	ENET_MDIO 130 131 132
ENET	ENET_FW_3X	ENET_MDIO_R 130 131
ENET	ENET_FW_3X	RB405_1 131
ENET	ENET_FW_3X	RB405_2 131
ENET	ENET_FW_3X	RB407_2 131

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5k	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5k	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5k	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5k	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	131 OF 154		

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
ENET	0.38mm SPACING		ENET CLK125M GBE REF R 130 132
ENET	0.38mm SPACING		ENET CLK125M RX R 130 132
ENET	0.38mm SPACING		ENET CLK25M TX R 130 132
ENET	ENET	ENET MDI0	ENET MDI P<0> 132 136
ENET	ENET	ENET MDI0	ENET MDI N<0> 132 136
ENET	ENET	ENET MDI1	ENET MDI P<1> 132 136
ENET	ENET	ENET MDI1	ENET MDI N<1> 132 136
ENET	ENET	ENET MDI2	ENET MDI P<2> 132 136
ENET	ENET	ENET MDI2	ENET MDI N<2> 132 136
ENET	ENET	ENET MDI3	ENET MDI P<3> 132 136
ENET	ENET	ENET MDI3	ENET MDI N<3> 132 136
ENET	0.38mm SPACING		VESTA CLK25M XTALI 132
ENET	0.38mm SPACING		VESTA CLK25M XTALO 132
ENET	0.38mm SPACING		VESTA CLK25M XTALO R 132

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




Net Spacing Type: ENET

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.13mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select (Internal Pull-down)
EN_10B - TBI Interface Select (Internal Pull-down)	HUB - Repeater Select (Internal Pull-down)
RGMIEN - RGMI Enable (Internal Pull-down)	ER - Edge Rate Select (Internal Pull-down)
FDX - Full-Duplex Select (Internal Pull-up)	AM_EN - Auto-Negotiation Select (Internal Pull-down)
F1000 - Speed Select (Internal Pull-up)	TXC_RXC_DELAY (Internal Pull-up)
SPD0 - Speed Select (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0 Force 10BASE-T	
0 0 1 Force 100BASE-TX	
0 1 X Force 1000BASE-T (test use only)	
1 0 0 Auto-negotiate advertise 10BASE-T	
1 0 1 Auto-negotiate advertise 10/100BASE-TX	
1 1 0 Auto-negotiate advertise 10/100/1000BASE-T	
1 1 1 Auto-negotiate advertise 1000BASE-T	



Vesta Ethernet PHY

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. F
	SCALE NONE	SHT 132	OF 154

8

7

6

5

4

3

2

1

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET	NET PHYSICAL TYPE	VALUE	REF
ENET	ENET MDI P<0>	132 136	
ENET	ENET MDI N<0>	132 136	
ENET	ENET MDI P<1>	132 136	
ENET	ENET MDI N<1>	132 136	
ENET	ENET MDI P<2>	132 136	
ENET	ENET MDI N<2>	132 136	
ENET	ENET MDI P<3>	132 136	
ENET	ENET MDI N<3>	132 136	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD

D

D

C


C

B


B

A

A



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	136 OF 154		

8

7

6

5

4

3

2

1


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW DATA<7..0>	E.NET_FW_2X	FW DATA<7..0>
FW CTL S<1..0>	E.NET_FW_3X	FW CTL S<1..0>
FW CTL R<1..0>	E.NET_FW_3X	FW CTL R<1..0>
FW DATA R<7..0>	E.NET_FW_2X	FW DATA R<7..0>
FW CTL R<1..0>	E.NET_FW_3X	FW CTL R<1..0>
FW LPS	E.NET_FW_3X	FW LPS
FW LREQ	E.NET_FW_3X	FW LREQ
FW PINT	E.NET_FW_3X	FW PINT
FW CLK98M LCLK	0.38mm SPACING	FW CLK98M LCLK
FW CLK98M PCLK	0.38mm SPACING	FW CLK98M PCLK
FW CLK98M LCLK R	0.38mm SPACING	FW CLK98M LCLK R

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Shasta FireWire

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT OF		
NONE	138	154	

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)		0.38mm SPACING	
	FW	FW	FW_TPA0
	FW	FW	FW_TPA P<0>
	FW	FW	FW_TPB0
	FW	FW	FW_TPB P<0>
	FW	FW	FW_TPA1
	FW	FW	FW_TPA P<1>
	FW	FW	FW_TPB1
	FW	FW	FW_TPB P<1>
	FW	FW	FW_TPA2
	FW	FW	FW_TPA P<2>
	FW	FW	FW_TPB2
	FW	FW	FW_TPB P<2>
		0.38mm SPACING	VESTA_CLK24M_XTALI
		0.38mm SPACING	VESTA_CLK24M_XTALO
		0.38mm SPACING	VESTA_CLK24M_XTALO_R
	FW_CTL		FW_CTL_S<1..0>
	FW_CTL		FW_CTL<1..0>
	FW_CTL		FW_CTL_R<1..0>



Page Notes


Power aliases required by this page:
 - =PPFW_PHY
 - =PP3V3_FW
 - =PP3V3_ENETFW
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - VESTA_DS_ONLY_EN0
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.




ESDET[0]
 1=PORTS 1 AND 2 DS ONLY
 0=PARTS 1 AND 2 BI-LINGUAL
 ESDET[1]
 1=PORT 1 PRESENT
 0=PORT 1 NOT PRESENT
 ESDET[2]
 1=PORT 2 PRESENT
 0=PORT 2 NOT PRESENT

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS
 1 - Sets Power Class to 0x4
 0 - Sets Power Class to 0x0
 (Internal Pull-up)

FW_DS_ONLY_P0 - PORT 0 DATA/STROBE
 1 - Port 0 Data/strobe mode only
 0 - Port 0 Billingual mode
 (Internal Pull-down)



Vesta FireWire PHY

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING








I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6863	F
SCALE	SHT	OF
NONE	139	154

NET_TYPE		SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL	FW_TPA0_FL	FW_TPA0_FL
FW	FW	FW_TPA0_NL	FW_TPA0_NL	FW_TPA0_NL
FW	FW	FW_TPB0_FL	FW_TPB0_FL	FW_TPB0_FL
FW	FW	FW_TPB0_NL	FW_TPB0_NL	FW_TPB0_NL
FW	FW	FW_TPA1_FL	FW_TPA1_FL	FW_TPA1_FL
FW	FW	FW_TPA1_NL	FW_TPA1_NL	FW_TPA1_NL
FW	FW	FW_TPB1_FL	FW_TPB1_FL	FW_TPB1_FL
FW	FW	FW_TPB1_NL	FW_TPB1_NL	FW_TPB1_NL



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

FIREWIRE CONNECTORS

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	OF	154
NONE	140		

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_USB

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


Net Spacing Type: USB2

Line To Line: 0.50mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.19mm
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LP (8 OF 8)

NC0	P7	TP_SB<0>	6
NC1	P8	TP_SB<1>	6
NC2	P3	TP_SB<2>	6
NC3	P4	TP_SB<3>	6
NC4	P5	TP_SB<4>	6
NC5	P6	TP_SB<5>	6
NC6	P7	TP_SB<6>	6
NC7	P8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6



Q63 USB PORT ALLOCATION

REAR USB (PORT #0)
FRONT PANEL USB (PORT #1)
REAR USB (PORT #2)
REAR USB (PORT #3)

40.2 OHM RESISTORS ON PORT 2 FOR EVALUATION

BLUETOOTH CONNECTOR, (PORT #4)

USB Host Interfaces

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHEET	OF
	NONE	142	154

Page Notes

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

- 142 USB2_PWREN<0> == TP_USB2_PWREN<0> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<1> == TP_USB2_PWREN<1> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<2> == TP_USB2_PWREN<2> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<3> == TP_USB2_PWREN<3> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<4> == TP_USB2_PWREN<4> 6 MAKE_BASE=TRUE





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0294	3	USB RECEPTACLE,4P,UB1123-M23B-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0295	3	USB RECEPTACLE,4P,UB1123-M33B-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED	USB2	USB2_PORT1_P_F	USB2 USB2_PORT1_P_F 143
BY	USB2	USB2_PORT1_F	USB2 USB2_PORT1_N_F 143
USB	USB2	USB2_PORT2_F	USB2 USB2_PORT2_P_F 143
CONTROLLER	USB2	USB2_PORT2_F	USB2 USB2_PORT2_N_F 143
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_P_F 143
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_N_F 143
	USB2	USB2_HUB_F	USB2 USB2_HUB_P_L<2> 143
	USB2	USB2_HUB_F	USB2 USB2_HUB_N_L<2> 143
	USB2	USB2_BNDI_F	USB2 USB2_P_L<3> 143
	USB2	USB2_BNDI_F	USB2 USB2_N_L<3> 143
	USB2	USB2_0_IC	USB2 USB_NEC_P<0> 142
	USB2	USB2_0_IC	USB2 USB_NEC_N<0> 142
	USB2	USB2_1_IC	USB2 USB_NEC_P<1> 142
	USB2	USB2_1_IC	USB2 USB_NEC_N<1> 142
	USB2	USB2_2_IC	USB2 USB_NEC_P<2> 142
	USB2	USB2_2_IC	USB2 USB_NEC_N<2> 142
	USB2	USB2_3_IC	USB2 USB_NEC_P<3> 142
	USB2	USB2_3_IC	USB2 USB_NEC_N<3> 142
	USB2	USB2_4_IC	USB2 USB_NEC_P<4> 142
	USB2	USB2_4_IC	USB2 USB_NEC_N<4> 142

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

External USB Ports



USB Device Interfaces

SYNC_MASTER=FINO-M23 SYNC_DATE=09/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHEET	OF	
NONE	143	154	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0257	1	USX2006-NU-01 CUSTOM MASK	UE400	CRITICAL	CARD_READER



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING	XTAL_IN_CARD_READER	XTAL_IN_CARD_READER
MIN	0.38MM SPACING	XTAL_OUT_CARD_READER	XTAL_OUT_CARD_READER_R
MIN	0.38MM SPACING	XTAL_OUT_CARD_READER	XTAL_OUT_CARD_READER_R
MIN	0.38MM SPACING	XTAL_IN_USB_HUB	XTAL_IN_USB_HUB
MIN	0.38MM SPACING	XTAL_OUT_USB_HUB	XTAL_OUT_USB_HUB
MIN	0.38MM SPACING	XTAL_OUT_USB_HUB	XTAL_OUT_USB_HUB_R

Signal Name	Pin	Signal Name	Pin
CF_D0	32	CF_D<0>	145
CF_D1	33	CF_D<1>	145
CF_D2	34	CF_D<2>	145
CF_D3	35	CF_D<3>	145
CF_D4	36	CF_D<4>	145
CF_D5	37	CF_D<5>	145
CF_D6	38	CF_D<6>	145
CF_D7	39	CF_D<7>	145
CF_D8	40	CF_D<8>	145
CF_D9	41	CF_D<9>	145
CF_D10	45	CF_D<10>	145
CF_D11	46	CF_D<11>	145
CF_D12	48	CF_D<12>	145
CF_D13	50	CF_D<13>	145
CF_D14	51	CF_D<14>	145
CF_D15	52	CF_D<15>	145
CF_NCS0	60	CF_CS L<0>	145
CF_NCS1	61	CF_CS L<1>	145
CF_SA0	62	CF_SA<0>	145
CF_SA1	63	CF_SA<1>	145
CF_SA2	64	CF_SA<2>	145
CF_NIOR*	57	CF_IOR L	145
CF_NIOW*	58	CF_IOW L	145
CF_IRQ*	55	CF_IRQ	145
CF_NRESET*	59	CF_RESET L	145
CF_IORDY*	56	CF_IORDY	145
CF_NCD1*	53	CF_CD L<1>	145
CF_NCD2*	54	CF_CD L<2>	145
SM_D0	65	SM_D0	145
SM_D1	66	SM_D1	145
SM_D2	67	SM_D2	145
SM_D3	68	SM_D3	145
SM_D4	69	SM_D4	145
SM_D5	70	SM_D5	145
SM_D6	71	SM_D6	145
SM_D7	72	SM_D7	145
SM_CLE	75	SM_CLE	145
SM_NRE*	81	SM_NRE*	145
SM_NWE*	82	SM_NWE*	145
SM_NWP*	74	SM_NWP*	145
SM_NBR*	77	SM_NBR*	145
SM_NCE*	83	SM_NCE*	145
SM_NCD*	78	SM_NCD*	145
SM_ALE	73	SM_ALE	145
SM_NWPS*	76	SM_NWPS*	145
MS_D0/MS_SDIO	19	MS_D0/MS_SDIO	145
MS_D1	20	MS_D1	145
MS_D2	21	MS_D2	145
MS_D3	22	MS_D3	145
MS_BS	24	MS_BS	145
MS_SCLK	23	MS_SCLK	145
MS_INS	18	MS_INS	145
SD_DAT0	26	SD_D<0>	145
SD_DAT1	27	SD_D<1>	145
SD_DAT2	28	SD_D<2>	145
SD_DAT3	29	SD_D<3>	145
SD_CLK	31	SD_CLK R	145
SD_NWP*	25	SD_WP L	145
SD_CMD	30	SD_CMD	145

Flash Media Ctrl

SYNC_MASTER=FINO-M23 SYNC_DATE=09/27/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	144	154
NONE			

8

7

6

5

4

3


2

1

IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51280010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER
51280012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER

17_INCH_LCD
20_INCH_LCD



WRITE PROTECT AND CARD DETECT SWITCHES

CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE

Flash Connector

SYNC_MASTER=FINO-M23 SYNC_DATE=09/27/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	145 OF 154	
NONE			

8

7

6


5

4

3

2

1



AUDIO CODEC
APPLE P/N 353S0933

AUDIO: CODEC

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHEET OF		
NONE	147	154	

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT OF	148 154




AUDIO: LINE OUT AMP
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	OF	
NONE		150	154




GAIN SETTINGS: +19DB
 MODULATION SETTING: LOW EMI
 GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



AUDIO: SPEAKER AMP
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	NONE	SHT	OF
		152	154



CRITICAL	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
CRITICAL	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
CRITICAL	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
CRITICAL	514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
CRITICAL	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD



LINE OUT PLUG DETECTS
 AUDIO_LO_DET_L = LOW: PLUG INSERTED
 AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	F
SCALE	SHT	153	154
NONE			



UNUSED GPIO TERMINATIONS

4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APPLE P/N 353S0733



MICROPHONE IMPEDANCE MATCHING CIRCUIT

AUDIO GROUND RETURNS



AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6863	REV.	F
	SCALE	NONE	SHT	154	OF	154